MIPS ISA Instruction Format

CDA3103
Lecture 5
Levels of Representation (abstractions)

High Level Language Program (e.g., C)

Assembly Language Program (e.g., MIPS)

Machine Language Program (MIPS)

Compiler

Assembler

Interpretation

Hardware Architecture Description (e.g., block diagrams)

Architecture Implementation

Logic Circuit Description (Circuit Schematic Diagrams)

temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;

lw $t0, 0($s2)
lw $t1, 4($s2)
sw $t1, 0($s2)
sw $t0, 4($s2)

0000 1001 1100 0110 1010 1111 0101 1000 1010 1111 0101 1000 0000 1001 1100 0110 0101 1000 0000 1001 1100 0110 1010 1111
Overview – Instruction Representation

- Big idea: stored program
  - consequences of stored program
- Instructions as numbers
- Instruction encoding
- MIPS instruction format for Add instructions
- MIPS instruction format for Immediate, Data transfer instructions
Big Idea: Stored-Program Concept

- Computers built on 2 key principles:
  - Instructions are represented as bit patterns - can think of these as numbers.
  - Therefore, entire programs can be stored in memory to be read or written just like data.

- Simplifies SW/HW of computer systems:
  - Memory technology for data also used for programs
Consequence #1: Everything Addressed

- Since all instructions and data are stored in memory, everything has a memory address: instructions, data words
  - both branches and jumps use these
- C pointers are just memory addresses: they can point to anything in memory
  - Unconstrained use of addresses can lead to nasty bugs; up to you in C; limits in Java
- One register keeps address of instruction being executed: “Program Counter” (PC)
  - Basically a pointer to memory: Intel calls it Instruction Address Pointer, a better name
Consequence #2: Binary Compatibility

- Programs are distributed in binary form
  - Programs bound to specific instruction set
  - Different version for Macintoshes and PCs

- New machines want to run old programs ("binaries") as well as programs compiled to new instructions

- Leads to "backward compatible" instruction set evolving over time

- Selection of Intel 8086 in 1981 for 1st IBM PC is major reason latest PCs still use 80x86 instruction set (Pentium 4); could still run program from 1981 PC today

Dr. Dan Garcia
Instructions as Numbers (1/2)

- Currently all data we work with is in words (32-bit blocks):
  - Each register is a word.
  - `lw` and `sw` both access memory one word at a time.

- So how do we represent instructions?
  - Remember: Computer only understands 1s and 0s, so "add $t0, $0, $0" is meaningless.
  - MIPS wants simplicity: since data is in words, make instructions be words too.

Dr. Dan Garcia
One word is 32 bits, so divide instruction word into "fields".

Each field tells processor something about instruction.

We could define different fields for each instruction, but MIPS is based on simplicity, so define 3 basic types of instruction formats:

- R-format
- I-format
- J-format
Instruction Formats

- **I-format**: used for instructions with immediates, `lw` and `sw` (since offset counts as an immediate), and branches (`beq` and `bne`),
  - (but not the shift instructions; later)
- **J-format**: used for `j` and `jal`
- **R-format**: used for all other instructions
- It will soon become clear why the instructions have been partitioned in this way.
R-Format Instructions (1/5)

- Define “fields” of the following number of bits each: \[6 + 5 + 5 + 5 + 5 + 5 + 6 = 32\]

<table>
<thead>
<tr>
<th>6</th>
<th>5</th>
<th>5</th>
<th>5</th>
<th>5</th>
<th>6</th>
</tr>
</thead>
</table>

- For simplicity, each field has a name:

<table>
<thead>
<tr>
<th>opcode</th>
<th>rs</th>
<th>rt</th>
<th>rd</th>
<th>shamt</th>
<th>funct</th>
</tr>
</thead>
</table>

- **Important**: On these slides and in book, each field is viewed as a 5- or 6-bit unsigned integer, not as part of a 32-bit integer.

- Consequence: 5-bit fields can represent any number 0-31, while 6-bit fields can represent any number 0-63.

Dr. Dan Garcia
R-Format Instructions (2/5)

- What do these field integer values tell us?
  - \texttt{opcode}: partially specifies what instruction it is
    - Note: This number is equal to 0 for all R-Format instructions.
  - \texttt{func}: combined with \texttt{opcode}, this number exactly specifies the instruction

- Question: Why aren’t \texttt{opcode} and \texttt{func} a single 12-bit field?
  - We’ll answer this later.
More fields:

- **rs** (Source Register): generally used to specify register containing first operand
- **rt** (Target Register): generally used to specify register containing second operand (note that name is misleading)
- **rd** (Destination Register): generally used to specify register which will receive result of computation
R-Format Instructions (4/5)

- Notes about register fields:
  - Each register field is exactly 5 bits, which means that it can specify any unsigned integer in the range 0-31.
  - Each of these fields specifies one of the 32 registers by number.
Final field:

- **shamt**: This field contains the amount a shift instruction will shift by. Shifting a 32-bit word by more than 31 is useless, so this field is only 5 bits (so it can represent the numbers 0-31).
- This field is set to 0 in all but the shift instructions.
R-Format Example (1/2)

- MIPS Instruction:
  ```
  add
  $8,$9,$10
  ```

  ```
  opcode = 0 (look up in table in book)
  funct = 32 (look up in table in book)
  rd = 8 (destination)
  rs = 9 (first operand)
  rt = 10 (second operand)
  shamt = 0 (not a shift)
  ```
R-Format Example (2/2)

- MIPS Instruction:

  \texttt{add \$8,\$9,\$10}

  Decimal number per field representation:

  \begin{tabular}{ccccccc}
  0 & 9 & 10 & 8 & 0 & 32 \\
  \end{tabular}

  Binary number per field representation:

  \begin{tabular}{cccccccc}
  000000 & 01001 & 01010 & 01000 & 00000 & 100000 \\
  \end{tabular}

  hex representation: \texttt{012A 4020_{\text{hex}}}

  decimal representation: \texttt{19,546,144_{\text{ten}}}

  Called a Machine Language Instruction

Dr. Dan Garcia
I-Format Instructions (1/4)

- What about instructions with immediates?
  - 5-bit field only represents numbers up to the value 31: immediates may be much larger than this
  - Ideally, MIPS would have only one instruction format (for simplicity): unfortunately, we need to compromise

- Define new instruction format that is partially consistent with R-format:
  - First notice that, if instruction has immediate, then it uses at most 2 registers.
 Define “fields” of the following number of bits each: $6 + 5 + 5 + 16 = 32$ bits

| 6 | 5 | 5 | 16 |

- Again, each field has a name:

| opcode | rs | rt | immediate |

- **Key Concept**: Only one field is inconsistent with R-format. Most importantly, *opcode* is still in same location.
I-Format Instructions (3/4)

- What do these fields mean?
  - \texttt{opcode}: same as before except that, since there’s no \texttt{funct} field, \texttt{opcode} uniquely specifies an instruction in I-format
  - This also answers question of why R-format has two 6-bit fields to identify instruction instead of a single 12-bit field: in order to be consistent as possible with other formats while leaving as much space as possible for immediate field.
  - \texttt{rs}: specifies a register operand (if there is one)
  - \texttt{rt}: specifies register which will receive result of computation (this is why it’s called the target register “rt”) or other operand for some instructions.
I-Format Instructions (4/4)

- The Immediate Field:
  - `addi`, `slti`, `sltiu`, the immediate is sign-extended to 32 bits. Thus, it’s treated as a signed integer.
  - 16 bits can be used to represent immediate up to $2^{16}$ different values.
  - This is large enough to handle the offset in a typical `lw` or `sw`, plus a vast majority of values that will be used in the `slti` instruction.
I-Format Example (1/2)

- MIPS Instruction:
  
  \[ \text{addi} \quad $21, $22, -50 \]

  \[
  \begin{align*}
  \text{opcode} &= 8 \text{ (look up in table in book)} \\
  \text{rs} &= 22 \text{ (register containing operand)} \\
  \text{rt} &= 21 \text{ (target register)} \\
  \text{immediate} &= -50 \text{ (by default, this is decimal)}
  \end{align*}
  \]
I-Format Example (2/2)

- MIPS Instruction:
  \[
  \text{addi} \quad $21, $22, -50
  \]

<table>
<thead>
<tr>
<th>Decimal/field representation:</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Binary/field representation:</th>
</tr>
</thead>
<tbody>
<tr>
<td>001000</td>
</tr>
</tbody>
</table>

hexadecimal representation: \( 22\text{D}5 \quad \text{FFCE}_{\text{hex}} \)
decimal representation: \( 584,449,998_{\text{ten}} \)
Peer Instruction

Which instruction has the same representation as $35_{ten}$?

<table>
<thead>
<tr>
<th>Instruction</th>
<th>opcode</th>
<th>rs</th>
<th>rt</th>
<th>rd</th>
<th>shamt</th>
<th>funct</th>
</tr>
</thead>
<tbody>
<tr>
<td>a) add $0, $0, $0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>b) subu $s0,$s0,$s0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>c) lw $0, 0($0)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>d) addi $0, $0, 35</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>e) subu $0, $0, $0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Registers numbers and names:

0: $0, .. 8: $t0, 9:$t1, ..15: $t7, 16: $s0, 17: $s1, .. 23: $s7

Opcodes and function fields (if necessary)

- **add**: opcode = 0, funct = 32
- **subu**: opcode = 0, funct = 35
- **addi**: opcode = 8
- **lw**: opcode = 35
Peer Instruction Answer

Which instruction has the same representation as $35_{10}$?

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Registers</th>
<th>Opcodes and function fields (if necessary)</th>
</tr>
</thead>
<tbody>
<tr>
<td>a) add $0$, $0$, $0$</td>
<td>0 0 0 0 0 0 32</td>
<td>add: opcode = 0, funct = 32</td>
</tr>
<tr>
<td>b) subu $s0$, $s0$, $s0$</td>
<td>0 16 16 16 0 35</td>
<td>subu: opcode = 0, funct = 35</td>
</tr>
<tr>
<td>c) lw $0$, 0($0)</td>
<td>35 0 0 0 0 0</td>
<td>lw: opcode = 35</td>
</tr>
<tr>
<td>d) addi $0$, $0$, 35</td>
<td>8 0 0 0 0 35</td>
<td></td>
</tr>
<tr>
<td>e) subu $0$, $0$, $0$</td>
<td>0 0 0 0 0 0 35</td>
<td></td>
</tr>
</tbody>
</table>

Registers numbers and names:
- 0: $0$, .. 8: $t0$, 9:$t1$, ..15: $t7$, 16: $s0$, 17: $s1$, .. 23: $s7$
In conclusion...

- **Simplifying MIPS**: Define instructions to be the same size as data word (one word) so that they can use the same memory (compiler can use `lw` and `sw`).

- Computer actually stores programs as a series of these 32-bit numbers.

- **MIPS Machine Language Instruction**: 32 bits representing a single instruction

<table>
<thead>
<tr>
<th>R</th>
<th>opcode</th>
<th>rs</th>
<th>rt</th>
<th>rd</th>
<th>shamt</th>
<th>funct</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>opcode</td>
<td>rs</td>
<td>rt</td>
<td></td>
<td></td>
<td>immediate</td>
</tr>
</tbody>
</table>