Principles of Computer Architecture

Miles Murdocca and Vincent Heuring

Chapter 3: Arithmetic

Chapter Contents

3.1 Overview

3.2 Fixed Point Addition and Subtraction

3.3 Fixed Point Multiplication and Division

3.4 Floating Point Arithmetic

3.5 High Performance Arithmetic

3.6 Case Study: Calculator Arithmetic Using Binary Coded Decimal

Computer Arithmetic

- **Using number representations from Chapter 2, we will explore four basic arithmetic operations: addition, subtraction, multiplication, division.**
- **Significant issues include: fixed point vs. floating point arithmetic, overflow and underflow, handling of signed numbers, and performance.**
- **We look first at fixed point arithmetic, and then at floating point arithmetic.**

Number Circle for 3-Bit Two's Complement Numbers

- **Numbers can be added or subtracted by traversing the number circle clockwise for addition and counterclockwise for subtraction.**
- **Overflow occurs when a transition is made from +3 to -4 while proceeding around the number circle when adding, or from -4 to +3 while subtracting.**

Overflow

- **Overflow occurs when adding two positive numbers produces a negative result, or when adding two negative numbers produces a positive result. Adding operands of unlike signs never produces an overflow.**
- **Notice that discarding the carry out of the most significant bit during two's complement addition is a normal occurrence, and does not by itself indicate overflow.**
- As an example of overflow, consider adding $(80 + 80 = 160)_{10}$, which produces a result of -96₁₀ in an 8-bit two's complement format:
	- **01010000 = 80**
	- **+ 01010000 = 80**

 10100000 = -96 (not 160 because the sign bit is 1.)

Ripple Carry Adder

• Two binary numbers A and B are added from right to left, creating a sum and a carry at the outputs of each full adder for each bit position.

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

Constructing Larger Adders

• A 16-bit adder can be made up of a cascade of four 4-bit ripplecarry adders.

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

Full Subtractor

• Truth table and schematic symbol for a ripple-borrow subtractor:

Ripple-Borrow Subtractor

- **A ripple-borrow subtractor can be composed of a cascade of full subtractors.**
- **Two binary numbers A and B are subtracted from right to left, creating a difference and a borrow at the outputs of each full subtractor for each bit position.**

3-10 Chapter 3: Arithmetic Combined Adder/Subtractor

• A single ripple-carry adder can perform both addition and subtraction, by forming the two's complement negative for B when subtracting. (Note that $+1$ is added at $c₀$ for two's complement.)

One's Complement Addition

• An example of one's complement integer addition with an endaround carry:

 $0\ 0\ 0\ 1$ $(+1)_{10}$

• The end-around carry is needed because there are two representations for 0 in one's complement. Both representations for 0 are visited when one or both operands are negative.

Number Circle (Revisited)

• Number circle for a three-bit signed one's complement representation. Notice the two representations for 0.

End-Around Carry for Fractions

- **The end-around carry complicates one's complement addition for non-integers, and is generally not used for this situation.**
- **The issue is that the distance between the two representations of 0 is 1.0, whereas the rightmost fraction position is less than 1.**

$$
\begin{array}{c}\n0101.1 & (+5.5)10 \\
+ 1110.0 & (-1.0)10 \\
\hline\n10011.1 & +\n\end{array}
$$
\n
\n+ 1.0\n
\n0100.1 (+4.5)₁₀

Multiplication Example

• Multiplication of two 4-bit unsigned binary integers produces an 8-bit result.

• Multiplication of two 4-bit signed binary integers produces only a 7-bit result (each operand reduces to a sign bit and a 3-bit magnitude for each operand, producing a sign-bit and a 6-bit result).

A Serial Multiplier

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Principles of Computer Architecture by M. Murdocca** and V. Heuring

Example of Multiplication Using Serial Multiplier

Example of Base 2 Division

- $(7/3 = 2)_{10}$ with a remainder R of 1.
- Equivalently, $(0111/ 11 = 10)$ ₂ with a remainder R of 1.

1 1 0111 0010 R 1 1 1 0 1

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca and V. Heuring**

Serial Divider

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

3-19 Chapter 3: Arithmetic Division Example Using Serial Divider

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

Multiplication of Signed Integers

- **Sign extension to the target word size is needed for the negative operand(s).**
- **A target word size of 8 bits is used here for two 4-bit signed operands, but only a 7-bit target word size is needed for the result.**

Carry-Lookahead Addition

$$
s_i = \overline{a_i b_i c_i} + \overline{a_i b_i c_i} + a_i \overline{b_i c_i} + a_i b_i c_i
$$

\n
$$
c_{i+1} = b_i c_i + a_i c_i + a_i b_i
$$

\n
$$
c_{i+1} = a_i b_i + (a_i + b_i) c_i
$$

\n
$$
c_{i+1} = G_i + P_i c_i
$$

• Carries are represented in terms of G_i (generate) and P_i (propagate) **expressions.**

$$
G_i = a_i b_i \text{ and } P_i = a_i + b_i
$$

\n
$$
c_0 = 0
$$

\n
$$
c_1 = G_0
$$

\n
$$
c_2 = G_1 + P_1 G_0
$$

\n
$$
c_3 = G_2 + P_2 G_1 + P_2 P_1 G_0
$$

\n
$$
c_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0
$$

3-22 Chapter 3: Arithmetic Carry Lookahead Adder

• Maximum gate delay for the carry generation is only 3. The full adders introduce two more gate delays. Worst case path is 5 gate delays.

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Principles of Computer Architecture by M. Murdocca** and V. Heuring

Floating Point Arithmetic

- **Floating point arithmetic differs from integer arithmetic in that exponents must be handled as well as the magnitudes of the operands.**
- **The exponents of the operands must be made equal for addition and subtraction. The fractions are then added or subtracted as appropriate, and the result is normalized.**
- **Ex: Perform the floating point operation: (.101** × **23 + .111** × **24) 2**
- **Start by adjusting the smaller exponent to be equal to the larger exponent, and adjust the fraction accordingly. Thus we have .101** \times 2³ = .010 \times 2⁴, losing .001 \times 2³ of precision in the process.
- **The resulting sum is (.010 + .111)** × **24 = 1.001** × **24 = .1001** × **25, and rounding to three significant digits, .100** × **25, and we have lost another 0.001** \times 2⁴ in the rounding process.

Floating Point Multiplication/Division

- **Floating point multiplication/division are performed in a manner similar to floating point addition/subtraction, except that the sign, exponent, and fraction of the result can be computed separately.**
- **Like/unlike signs produce positive/negative results, respectively. Exponent of result is obtained by adding exponents for multiplication, or by subtracting exponents for division. Fractions are multiplied or divided according to the operation, and then normalized.**
- Ex: Perform the floating point operation: (+.110 \times 2⁵) / (+.100 \times 2⁴)₂
- **The source operand signs are the same, which means that the result will have a positive sign. We subtract exponents for division, and so the exponent of the result is 5 – 4 = 1.**
- **We divide fractions, producing the result: 110/100 = 1.10.**
- **Putting it all together, the result of dividing (+.110** × **25) by (+.100** × **24) produces (+1.10** × **21). After normalization, the final result is (+.110** × **22).**

The Booth Algorithm

- **Booth multiplication reduces the number of additions for intermediate results, but can sometimes make it worse as we will see.**
- **Positive and negative numbers treated alike.**

A Worst Case Booth Example

• A worst case situation in which the simple Booth algorithm requires twice as many additions as serial multiplication.

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

Bit-Pair Recoding (Modified Booth Algorithm)

Coding of Bit Pairs

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

Parallel Pipelined Array Multiplier

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

Newton's Iteration for Zero Finding

- **The goal is to find where the function f(x) crosses the x axis by starting with a guess** x_i **and then using the error between f(xⁱ) and zero to refine the guess.**
- **A three-bit lookup table for computing** x_o **:**

Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring

• The division operation a/b is computed as $a \times 1/b$ **. Newton's iteration provides a fast method of computing 1/b.**

Residue Arithmetic

- **Implements carryless arithmetic (thus fast!), but comparisons are difficult without converting to a weighted position code.**
- **Representation of the first twenty decimal integers in the residue number system for the given moduli:**

Examples of Addition and Multiplication in the Residue Number System

16-bit Group Carry Lookahead Adder

• A16-bit GCLA is composed of four 4-bit CLAs, with additional logic that generates the carries between the four-bit groups.

$$
GG0 = G3 + P3G2 + P3P2G1 + P3P2P1G0\nGP0 = P3P2P1P0\nc4 = GG0 + GP0C0\nc8 = GG1 + GP1C4 = GG1 + GP1GG0 + GP1GP0C0\nc12 = GG2 + GP2C8 = GG2 + GP2GG1 + GP2GP1GG0 +\nGP2GP1GP0C0\nc16 = GG3 + GP3C12 = GG3 + GP3GG2 + GP3GP2GG1 +\nGP3GP2GP1GG0 + GP3GP2GP1GP00
$$

3-34 Chapter 3: Arithmetic 16-Bit Group Carry Lookahead Adder c_{16} Group Carry Lookahead Logic $CLA₀$ 4 $a_0 - a_3$ 4 $b_0 - b_3$ 4 $s_0 - s_3$ $GP_0 \mid GG_0$ $CLA₁$ 4 $a_4 - a_7$ 4 $b_4 - b_7$ 4 $s_4 - s_7$ $GP_1 \mid GG_1$ $CLA₂$ 4 $a_8 - a_{11}$ 4 $b_8 - b_{11}$ 4 $s_8 - s_{11}$ $GP₂$ $GG₂$ $CLA₃$ 4 $a_{12} - a_{15}$ 4 $b_{12} - b_{15}$ 4 $s_{12} - s_{15}$ GP_3 GG_3 c_{12} **c**₈ **c**₈ **c**₄ $c₀$ **• Each CLA has a longest path of 5 gate delays.**

• In the GCLL section, GG and GP signals are generated in 3 gate delays; carry signals are generated in 2 more gate delays, resulting in 5 gate delays to generate the carry out of each GCLA group and 10 gates delays on the worst case path (which is s_{15} – not c_{16}).

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca and V. Heuring**

HP 9100 Series Desktop Calculator

- **Source: http://www.teleport.com/ ~dgh/91003q.jpg.**
- **Uses binary coded decimal (BCD) arithmetic.**

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

Addition Example Using BCD

- **Addition is performed digit by digit (not bit by bit), in 4-bit groups, from right to left.**
- Example (255 + 63 = 318)₁₀:

Subtraction Example Using BCD

- **Subtraction is carried out by adding the ten's complement negative of the subtrahend to the minuend.**
- **Ten's complement negative of subtrahend is obtained by adding 1 to the nine's complement negative of the subtrahend.**
- Consider performing the subtraction operation (255 63 = 192)₁₀:

3-38 Chapter 3: Arithmetic Excess 3 Encoding of BCD Digits

• Using an excess 3 encoding for each BCD digit, the leftmo bit indicates the sign.

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Principles of Computer Architecture by M. Murdocca** and V. Heuring

A BCD Full Adder

• Circuit adds two base 10 digits represented in BCD. Adding 5 and 7 (0101 and 0111) results in 12 (0010 with a carry of 1, and not 1100, which is the binary representation of 12₁₀).

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Principles of Computer Architecture by M. Murdocca** and V. Heuring

Ten's Complement Subtraction

• Compare: the traditional signed magnitude approach for adding decimal numbers vs. the ten's complement approach, for $(21 - 34 = -13)_{10}$:

BCD Floating Point Representation

• Consider a base 10 floating point representation with a two digit signed magnitude exponent and an eight digit signed magnitude fraction. On a calculator, a sample entry might look like:

 $-37100000 \times 10^{-12}$

- **We use a ten's complement representation for the exponent, and a base 10 signed magnitude representation for the fraction. A separate sign bit is maintained for the fraction, so that each digit can take on any of the 10 values 0–9 (except for the first digit, which cannot be zero). We should also represent the exponent in excess 50 (placing the representation for 0 in the middle of the exponents, which range from -50 to +49) to make comparisons easier.**
- **The example above now looks like this (see next slide):**

BCD Floating Point Arithmetic

• The example in the previous slide looks like this:

Sign bit:

Exponent: 0110 1011

Fraction: 0110 1010 0100 0011 0011 0011 0011 0011 0011

- **Note that the representation is still in excess 3 binary form, with a two digit excess 50 exponent.**
- **To add two numbers in this representation, as for a base 2 floating point representation, we start by adjusting the exponent and fraction of the smaller operand until the exponents of both operands are the same. After adjusting the smaller fraction, we convert either or both operands from signed magnitude to ten's complement according to whether we are adding or subtracting, and whether the operands are positive or negative, and then perform the addition or subtraction operation.**