Principles of Computer Architecture

Miles Murdocca and Vincent Heuring

Appendix A: Digital Logic

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

Chapter Contents


A.1 Introduction **A.2 Combinational Logic** A.3 Truth Tables A.4 Logic Gates A.5 Properties of Boolean Algebra A.6 The Sum-of-Products Form, and Logic Diagrams A.7 The Product-of-Sums Form A.8 Positive vs. Negative Logic A.9 The Data Sheet A.10 Digital Components A.11 Sequential Logic A.12 Design of Finite State Machines A.13 Mealy vs. Moore Machines A.14 Registers A.15 Counters

Some Definitions

- Combinational logic: a digital logic circuit in which logical decisions are made based only on combinations of the inputs. e.g. an adder.
- Sequential logic: a circuit in which decisions are made based on combinations of the current inputs as well as the past history of inputs. e.g. a memory unit.
- *Finite state machine:* a circuit which has an internal state, and whose outputs are functions of both current inputs and its internal state. *e.g.* a vending machine controller.

The Combinational Logic Unit


- Translates a set of inputs into a set of outputs according to one or more mapping functions.
- Inputs and outputs for a CLU normally have two distinct (binary) values: high and low, 1 and 0, 0 and 1, or 5 V and 0 V for example.
- The outputs of a CLU are strictly functions of the inputs, and the outputs are updated immediately after the inputs change. A set of inputs i₀ i_n are presented to the CLU, which produces a set of outputs according to mapping functions f₀ f_m.



Principles of Computer Architecture by M. Murdocca and V. Heuring

A Truth Table

- Developed in 1854 by George Boole.
- Further developed by Claude Shannon (Bell Labs).
- Outputs are computed for all possible input combinations (how many input combinations are there?)
- Consider a room with two light switches. How must they work?



Inj	puts	Output
A	В	Z
0	0	0
0	1	1
1	0	1
1	1	0

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

Alternate Assignment of Outputs to Switch Settings

 We can make the assignment of output values to input combinations any way that we want to achieve the desired input-output behavior.

Output

Innute

111	puis	Output
A	В	Z
0	0	1
0	1	0
1	0	0
1	1	1

Principles of Computer Architecture by M. Murdocca and V. Heuring

Truth Tables Showing All Possible Functions of Two Binary Variables


 The more frequently used functions have names: AND, XOR, OR, NOR, XOR, and NAND. (Always use upper case spelling.)

Inp	puts	Outputs							
A	В	False	AND	$A\overline{B}$	A	\overline{AB}	В	XOR	OR
0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1

Inj	puts				Outp	uts			
A	В	NOR	XNOR	\overline{B}	$A + \overline{B}$	\overline{A}	$\overline{A} + B$	NAND	True
0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1
I		1							

Logic Gates and Their Symbols


- Logic symbols shown for AND, OR, buffer, and NOT Boolean functions.
- Note the use of the "inversion bubble."
- (Be careful about the "nose" of the gate when drawing AND vs. OR.)




Principles of Computer Architecture by M. Murdocca and V. Heuring

Appendix A: Digital Logic


Logic Gates and their Symbols (cont')






Principles of Computer Architecture by M. Murdocca and V. Heuring


Variations of Logic Gate Symbols



(a)



(b)




(c)

(a) 3 inputs

(b) A Negated input (c) Complementary outputs

Principles of Computer Architecture by M. Murdocca and V. Heuring


Transistor Operation of Inverter



(a) Inverter showing power terminals; (b) transistor symbol; (c) transistor configured as an inverter; (d) inverter transfer function.


Principles of Computer Architecture by M. Murdocca and V. Heuring

Assignments of 0 and 1 to Voltages



Principles of Computer Architecture by M. Murdocca and V. Heuring


Transistor Operation of Logic Gates



Principles of Computer Architecture by M. Murdocca and V. Heuring

Tri-State Buffers

• Outputs can be 0, 1, or "electrically disconnected."



Principles of Computer Architecture by M. Murdocca and V. Heuring

Properties of Boolean Algebra

 Principle of duality: The dual of a Boolean function is obtained by replacing AND with OR and OR with AND, 1s with **0s**, and **0s** with 1s.

	Relationship	Dual	Property
S	A B = B A	A+B = B+A	Commutative
ılate	A (B+C) = A B + A C	A+B C = (A+B) (A+C)	Distributive
Postulates	1 A = A	0 + A = A	Identity
Ι	$A\overline{A} = 0$	$A + \overline{A} = 1$	Complement
	0A = 0	1 + A = 1	Zero and one theorems
	A A = A	A + A = A	Idempotence
	A(BC) = (AB)C	A + (B + C) = (A + B) + C	Associative
rems	$\overline{\overline{A}} = A$		Involution
Theorems	$\overline{A B} = \overline{A} + \overline{B}$	$\overline{A+B} = \overline{A} \overline{B}$	DeMorgan's Theorem
	$AB + \overline{AC} + BC$	$(A+B)(\overline{A}+C)(B+C)$	Consensus Theorem
	$= AB + \overline{AC}$	$= (A+B)(\overline{A}+C)$	
	A(A+B) = A	A + A B = A	Absorption Theorem

Principles of Computer Architecture by M. Murdocca and V. Heuring

DeMorgan's Theorem

A B	$\overline{A B} =$	$=\overline{A} + \overline{B}$	$\overline{A + B}$	$=\overline{A}\overline{B}$
0 0 0 1	1	1	1	1
$ \begin{array}{ccc} 0 & 1 \\ 1 & 0 \end{array} $	1	1	0	0
1 1	0	0	0	0
	2 (1			


DeMorgan's theorem: $A + B = \overline{A + B} = \overline{A} \overline{B}$

$$A \longrightarrow F = A + B \implies A \longrightarrow B \longrightarrow F = \overline{A \ B}$$

Principles of Computer Architecture by M. Murdocca and V. Heuring

All-NAND Implementation of OR

• NAND alone implements all other Boolean logic gates.



Principles of Computer Architecture by M. Murdocca and V. Heuring


© 1999 M. Murdocca and V. Heuring


Sum-of-Products Form: The Majority Function

• The SOP form for the 3-input majority function is:

 $\mathbf{M} = \overline{\mathbf{A}\mathbf{B}\mathbf{C}} + \overline{\mathbf{A}\mathbf{B}\mathbf{C}} + \overline{\mathbf{A}\mathbf{B}\mathbf{C}} + \overline{\mathbf{A}\mathbf{B}\mathbf{C}} = \mathbf{m}\mathbf{3} + \mathbf{m}\mathbf{5} + \mathbf{m}\mathbf{6} + \mathbf{m}\mathbf{7} = \Sigma (\mathbf{3}, \mathbf{5}, \mathbf{6}, \mathbf{7}).$

- Each of the 2ⁿ terms are called *minterms*, ranging from 0 to 2ⁿ 1.
- Note relationship between minterm number and boolean value.






A balance tips to the left or right depending on whether there are more 0's or 1's.

Principles of Computer Architecture by M. Murdocca and V. Heuring

AND-OR Implementation of Majority

 Gate count is 8, gate input count is 19.



Principles of Computer Architecture by M. Murdocca and V. Heuring


A-20 **Appendix A: Digital Logic Notation Used at Circuit Intersections** Connection No connection

Connection



Principles of Computer Architecture by M. Murdocca and V. Heuring

OR-AND Implementation of Majority



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring


Positive/Negative Logic Assignments

- Positive logic: logic 1 is represented by high voltage; logic 0 is represented by low voltage.
- Negative logic: logic 0 is represented by high voltage; logic 1 is represented by low voltage.

Gate Logic: Positive vs. Negative Logic

Normal Convention: Postive Logic/Active High Low Voltage = 0; High Voltage = 1

Alternative Convention sometimes used: Negative Logic/Active Low




Principles of Computer Architecture by M. Murdocca and V. Heuring

A-22

Dual Operations


Positive/Negative Logic Assignments (Cont')



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

Bubble Matching




Principles of Computer Architecture by M. Murdocca and V. Heuring

Appendix A: Digital Logic

SN7400 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

description



Simplified data
 sheet for 7400
 NAND gate,
 adapted from *Texas Instruments TTL Databook* [Texas
 Instruments, 1988]

Example

Data Sheet

recommended operating conditions

e logic)			MIN	NOM	MAX	UNIT
Y	٧ _{cc}	Supply voltage	4.75	5	5.25	V
~	VIH	High-level input voltage	2			V
	VIL	Low-level input voltage			0.8	V
Ŷ	I _{OH}	High-level output current			- 0.4	mA
Y	I _{OL}	Low-level output current			16	mA
	Τ _Α	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range

		MIN	TYP	MAX	UNIT
V _{OH}	V_{CC} = MIN, V_{IL} = 0.8 V, I_{OH} = - 0.4 mA	2.4	3.4		V
V _{OL}	$V_{CC} = MIN, V_{IH} = 2 V, I_{OL} = 16 mA$		0.2	0.4	V
IIH	$V_{CC} = MAX, V_I = 2.4 V$			40	μA
Ι _{IL}	$V_{CC} = MAX, V_I = 0.4 V$			- 1.6	mA
I _{CCH}	$V_{CC} = MAX, V_I = 0 V$		4	8	mA
I _{CCL}	V _{CC} = MAX, V _I = 4.5 V		12	22	mA

switching characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER	FROM (input)	TO (output)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A or B	Y	R _L = 400 Ω		11	22	ns
t _{PHL}		•	C _L = 15 pF		7	15	ns

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring


logic diagram (positive lo 1A 1B 1Y 2A 2B 2Y 3A 3B 3Y 4A 4B 4YY = AB

Digital Components

- High level digital circuit designs are normally created using collections of logic gates referred to as *components*, rather than using individual logic gates.
- Levels of integration (numbers of gates) in an integrated circuit (IC) can roughly be considered as:
 - Small scale integration (SSI): 10-100 gates.
 - Medium scale integration (MSI): 100 to 1000 gates.
 - Large scale integration (LSI): 1000-10,000 logic gates.
 - Very large scale integration (VLSI): 10,000-upward logic gates.
 - These levels are approximate, but the distinctions are useful in comparing the relative complexity of circuits.

Principles of Computer Architecture by M. Murdocca and V. Heuring


Multiplexer



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring


AND-OR Implementation of MUX



Principles of Computer Architecture by M. Murdocca and V. Heuring

MUX Implementation of Majority


• Principle: Use the 3 MUX control inputs to select (one at a time) the 8 data inputs.



Principles of Computer Architecture by M. Murdocca and V. Heuring

4-to-1 MUX Implements 3-Var Function

 Principle: Use the A and B inputs to select a pair of minterms. The value applied to the MUX data input is selected from {0, 1, C, C} to achieve the desired behavior of the minterm pair.



Principles of Computer Architecture by M. Murdocca and V. Heuring

 F_0 F_1 F_2 F_3


 $\mathbf{0}$

()

0 0

0 0


Demultiplexer



() 0 1

Principles of Computer Architecture by M. Murdocca and V. Heuring


Gate-Level Implementation of DEMUX



Principles of Computer Architecture by M. Murdocca and V. Heuring


© 1999 M. Murdocca and V. Heuring

Decoder



Principles of Computer Architecture by M. Murdocca and V. Heuring

Gate-Level Implementation of Decoder




Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

Decoder Implementation of Majority Function


Note that the enable input is not always present.
 We use it when discussing decoders for memory.



Principles of Computer Architecture by M. Murdocca and V. Heuring

Priority Encoder

- An encoder translates a set of inputs into a binary encoding.
- Can be thought of as the converse of a decoder.
- A priority encoder imposes an order on the inputs.
- A_i has a higher priority than A_{i+1}



$$F_0 = A_0 A_1 A_3 + A_0 A_1 A_2$$


$$F_1 = \overline{A_0} \overline{A_2} A_3 + \overline{A_0} A_1$$

-		_		_	
A_0	A_1	A_2	A_3	F_0	F_{I}
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	1	0
0	0	1	1	1	0
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

AND-OR Implementation of Priority Encoder




Principles of Computer Architecture by M. Murdocca and V. Heuring


Programmable Logic Array

 A PLA is a customizable AND matrix followed by a customizable OR matrix.

A-38

 Black box view of PLA:






Principles of Computer Architecture by M. Murdocca and V. Heuring


Appendix A: Digital Logic

Simplified Representation of PLA Implementation of Majority **Function**



Principles of Computer Architecture by M. Murdocca and V. Heuring


Example: Ripple-Carry Addition



Principles of Computer Architecture by M. Murdocca and V. Heuring

Full Adder


A_i	B_i	C_i	S _i	C_{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Principles of Computer Architecture by M. Murdocca and V. Heuring

Four-Bit Ripple-Carry Adder


• Four full adders connected in a ripple-carry chain form a four-bit ripple-carry adder.



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

PLA Realization of Full Adder



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring


Sequential Logic

- The combinational logic circuits we have been studying so far have no memory. The outputs always follow the inputs.
- There is a need for circuits with memory, which behave differently depending upon their previous state.
- An example is a vending machine, which must remember how many and what kinds of coins have been inserted. The machine should behave according to not only the current coin inserted, but also upon how many and what kinds of coins have been inserted previously.
- These are referred to as *finite state machines*, because they can have at most a finite number of states.


Principles of Computer Architecture by M. Murdocca and V. Heuring


Classical Model of a Finite State Machine

An FSM is composed of a composed of a combinational logic unit and delay elements (called *flip-flops*) in a feedback path, which maintains state information.



NOR Gate with Lumped Delay






Timing Behavior

• The delay between input and output (which is lumped at the output for the purpose of analysis) is at the basis of the functioning of an important memory element, the *flip-flop*.


Principles of Computer Architecture by M. Murdocca and V. Heuring

S-R Flip-Flop

• The S-R flip-flop is an active high (positive logic) device.



Q_t	S_t	R_t	Q_{i+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	(disallowed)
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	(disallowed)




Timing Behavior

p-flop is an active high (po


Principles of Computer Architecture by M. Murdocca and V. Heuring

NAND Implementation of S-R Flip-Flop



Principles of Computer Architecture by M. Murdocca and V. Heuring


© 1999 M. Murdocca and V. Heuring



• It is desirable to be able to "turn off" the flip-flop so it does not respond to such hazards.

Principles of Computer Architecture by M. Murdocca and V. Heuring

A Clock Waveform: The Clock Paces the System



• In a positive logic system, the "action" happens when the clock is high, or positive. The low part of the clock cycle allows propagation between subcircuits, so their inputs settle at the correct value when the clock next goes high.


Principles of Computer Architecture by M. Murdocca and V. Heuring

Scientific Prefixes

• For computer memory, $1K = 2^{10} = 1024$. For everything else, like clock speeds, 1K = 1000, and likewise for 1M, 1G, *etc.*

Prefix	Abbrev.	Quantity	Prefix	Abbrev.	Quantity
milli	m	10^{-3}	Kilo	K	10^{3}
micro	μ	10^{-6}	Mega	Μ	10^{6}
nano	n	10-9	Giga	G	109
pico	р	10-12	Tera	Т	10^{12}
femto	f	10^{-15}	Peta	Р	10^{15}
atto	а	10^{-18}	Exa	E	10^{18}

Clocked S-R Flip-Flop




• The clock signal, CLK, enables the S and R inputs to the flip-flop.

Principles of Computer Architecture by M. Murdocca and V. Heuring

Clocked D Flip-Flop

 The clocked D flip-flop, sometimes called a *latch*, has a potential problem: If D changes while the clock is high, the output will also change. The *Master-Slave* flip-flop (next slide) addresses this problem.




Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

Master-Slave Flip-Flop

• The rising edge of the clock loads new data into the master, while the slave continues to hold previous data. The falling edge of the clock loads the new master data into the slave.




© 1999 M. Murdocca and V. Heuring

Appendix A: Digital Logic


Clocked J-K Flip-Flop

- The J-K flip-flop eliminates the disallowed S=R=1 problem of the S-R flip-flop, because Q enables J while Q' disables K, and vice-versa.
- However, there is still a problem. If J goes momentarily to 1 and then back to 0 while the flip-flop is active and in the reset state, the flip-flop will "catch" the 1. This is referred to as "1's catching."
- The J-K Master-Slave flip-flop (next slide) addresses this problem.




Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring



Clocked T Flip-Flop

 The presence of a constant 1 at J and K means that the flip-flop will change its state from 0 to 1 or 1 to 0 each time it is clocked by the T (Toggle) input.




Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

Appendix A: Digital Logic


Negative Edge-Triggered D Flip-Flop

- When the clock is high, the two input latches output 0, so the Main latch remains in its previous state, regardless of changes in D.
- When the clock goes high-to-low, values in the two input latches will affect the state of the Main latch.
- While the clock is low, D cannot affect the Main latch.




Example: Modulo-4 Counter

- Counter has a clock input (CLK) and a RESET input.
- Counter has two output lines, which take on values of 00, 01, 10, and 11 on subsequent clock cycles.




Principles of Computer Architecture by M. Murdocca and V. Heuring




Principles of Computer Architecture by M. Murdocca and V. Heuring

State Table for Mod-4 Counter



Principles of Computer Architecture by M. Murdocca and V. Heuring

State Assignment for Mod-4 Counter



Principles of Computer Architecture by M. Murdocca and V. Heuring

Truth Table for Mod-4 Counter

$\begin{bmatrix} RESET \\ r(t) \end{bmatrix}$	$S_1(t)$	$s_0(t)$	$s_1 s_0(t+1)$	$q_1 q_0(t+1)$
0	0	0	01	01
0	0	1	10	10
0	1	0	11	11
0	1	1	00	00
1	0	0	00	00
1	0	1	00	00
1	1	0	00	00
1	1	1	00	00

$$s_{0}(t+1) = \overline{r(t)}\overline{s_{1}(t)}\overline{s_{0}(t)} + \overline{r(t)}s_{1}(t)\overline{s_{0}(t)}$$


$$s_{1}(t+1) = \overline{r(t)}\overline{s_{1}(t)}s_{0}(t) + \overline{r(t)}s_{1}(t)\overline{s_{0}(t)}$$

$$q_{0}(t+1) = \overline{r(t)}\overline{s_{1}(t)}\overline{s_{0}(t)} + \overline{r(t)}s_{1}(t)\overline{s_{0}(t)}$$

$$q_{1}(t+1) = \overline{r(t)}\overline{s_{1}(t)}s_{0}(t) + \overline{r(t)}s_{1}(t)\overline{s_{0}(t)}$$

Principles of Computer Architecture by M. Murdocca and V. Heuring

Logic Design for Mod-4 Counter




Example: A Sequence Detector

- <u>Example</u>: Design a machine that outputs a 1 when exactly two of the last three inputs are 1.
- *e.g.* input sequence of 011011100 produces an output sequence of 001111010.
- Assume input is a 1-bit serial line.
- Use D flip-flops and 8-to-1 Multiplexers.
- Start by constructing a state transition diagram (next slide).

Sequence Detector State Transition Diagram

 Design a machine that outputs a 1 when exactly two of the last three inputs are 1.



Principles of Computer Architecture by M. Murdocca and V. Heuring

Sequence Detector State Table

Input	X
Present state	0 1
A	<i>B</i> /0 <i>C</i> /0
В	<i>D</i> /0 <i>E</i> /0
С	<i>F</i> /0 <i>G</i> /0
D	<i>D</i> /0 <i>E</i> /0
E	<i>F</i> /0 <i>G</i> /1
F	<i>D</i> /0 <i>E</i> /1
G	<i>F</i> /1 <i>G</i> /0

Principles of Computer Architecture by M. Murdocca and V. Heuring

Appendix A: Digital Logic

Sequence Detector State Assignment

Input		X
Present state	0	1
$A: \begin{array}{c} s_2 s_1 s_0 \\ 000 \end{array}$	$S_2 S_1 S_0 Z_0 Z_0 001/0$	$S_2 S_1 S_0 Z_0 Z_0 = 010/0$
B: 001	011/0	100/0
<i>C</i> : 010	101/0	110/0
D: 011	011/0	100/0
<i>E</i> : 100	101/0	110/1
F: 101	011/0	100/1
G: 110	101/1	110/0

(a)


Input and	Next state
state at	and output at
time t	time <i>t</i> +1

<i>s</i> ₂	<i>s</i> ₁	<i>s</i> ₀	x	$s_2 s_1 s_0 z$
0	0	0	0	0 0 1 0
0	0	0	1	0 1 0 0
0	0	1	0	0 1 1 0
0	0	1	1	$1 \ 0 \ 0 \ 0$
0	1	0	0	1 0 1 0
0	1	0	1	$1 \ 1 \ 0 \ 0$
0	1	1	0	0 1 1 0
0	1	1	1	$1 \ 0 \ 0 \ 0$
1	0	0	0	1 0 1 0
1	0	0	1	1 1 0 1
1	0	1	0	0 1 1 0
1	0	1	1	1 0 0 1
1	1	0	0	1 0 1 1
1	1	0	1	1 1 0 0
1	1	1	0	d d d d
1	1	1	1	d d d d

(b)

Principles of Computer Architecture by M. Murdocca and V. Heuring

Sequence Detector Logic Diagram



Principles of Computer Architecture by M. Murdocca and V. Heuring


© 1999 M. Murdocca and V. Heuring

Example: A Vending Machine Controller

- Example: Design a finite state machine for a vending machine controller that accepts nickels (5 cents each), dimes (10 cents each), and quarters (25 cents each). When the value of the money inserted equals or exceeds twenty cents, the machine vends the item and returns change if any, and waits for next transaction.
- Implement with PLA and D flip-flops.

Appendix A: Digital Logic

Vending Machine State Transition Diagram



Vending Machine State Table and State Assignment

Input P.S.	N 00	D 01	Q 10
A	<i>B</i> /000	<i>C</i> /000	A/110
B	<i>C</i> /000	<i>D</i> /000	A/101
С	<i>D</i> /000	A/100	A/111
D	A/100	A/110	<i>B</i> /111

Input	$x_1 x_0$	$\begin{array}{c} \mathbf{D} \\ x_1 x_0 \end{array}$	$\begin{array}{c} \mathbf{Q} \\ x_1 x_0 \end{array}$
P.S. \	00	01	10
$s_{1}s_{0}$		$s_1 s_0 / z_2 z_1 z_1$	20
A:00	01/000	10/000	00/110
B :01	10/000	11/000	00/101
<i>C</i> :10	11/000	00/100	00/111
D:11	00/100	00/110	01/111


(a)

(b)


Principles of Computer Architecture by M. Murdocca and V. Heuring


Appendix A: Digital Logic

PLA Vending Machine Controller



Base 10 equivalent	Present state Coin $S_1 S_0 X_1 X_0$	$S_{1} S_{0} z_{2} z_{1} z_{0}^{\text{Dispense}}$
0	0 0 0 0	0 1 0 0 0
1	0 0 0 1	1 0 0 0 0
2	0 0 1 0	0 0 1 1 0
3	0 0 1 0	dddd
4	0 1 0 0	
5	0 1 0 0	1 0 0 0 0 1 1 0 0 0
6	0 1 0 1	0 0 1 0 1
7	0 1 1 1	ddddd
8	1 0 0 0	1 1 0 0 0
9	1 0 0 1	0 0 1 0 0
10	1 0 1 0	0 0 1 1 1
11	1011	ddddd
12	1 1 0 0	0 0 1 0 0
13	1 1 0 1	0 0 1 1 0
14	1 1 1 0	0 1 1 1 1
15	1 1 1 1	dddd
	(1	b)






© 1999 M. Murdocca and V. Heuring

Moore Counter


- Mealy Model: Outputs are functions of Inputs and Present State.
- Previous FSM designs were Mealy Machines, in which next state was computed from present state and inputs.
- Moore Model: Outputs are functions of Present State only.



Principles of Computer Architecture by M. Murdocca and V. Heuring


Four-Bit Register

• Makes use of tri-state buffers so that multiple registers can gang their outputs to common output lines.



Principles of Computer Architecture by M. Murdocca and V. Heuring


© 1999 M. Murdocca and V. Heuring



Principles of Computer Architecture by M. Murdocca and V. Heuring

Modulo-8 Counter

• Note the use of the T flip-flops, implemented as J-K's. They are used to toggle the input of the next flip-flop when its output is 1.



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring