# Principles of Computer Architecture Miles Murdocca and Vincent Heuring 

## Appendix A: Digital Logic

## Chapter Contents

A. 1 Introduction
A. 2 Combinational Logic
A. 3 Truth Tables
A. 4 Logic Gates
A. 5 Properties of Boolean Algebra
A. 6 The Sum-of-Products Form, and Logic Diagrams
A. 7 The Product-of-Sums Form
A. 8 Positive vs. Negative Logic
A. 9 The Data Sheet
A. 10 Digital Components
A. 11 Sequential Logic
A. 12 Design of Finite State Machines
A. 13 Mealy vs. Moore Machines
A. 14 Registers
A. 15 Counters

## Some Definitions

- Combinational logic: a digital logic circuit in which logical decisions are made based only on combinations of the inputs. e.g. an adder.
- Sequential logic: a circuit in which decisions are made based on combinations of the current inputs as well as the past history of inputs. e.g. a memory unit.
- Finite state machine: a circuit which has an internal state, and whose outputs are functions of both current inputs and its internal state. e.g. a vending machine controller.


## The Combinational Logic Unit

- Translates a set of inputs into a set of outputs according to one or more mapping functions.
- Inputs and outputs for a CLU normally have two distinct (binary) values: high and low, 1 and 0,0 and 1, or 5 V and 0 V for example.
- The outputs of a CLU are strictly functions of the inputs, and the outputs are updated immediately after the inputs change. A set of inputs $i_{0}-i_{n}$ are presented to the CLU, which produces a set of outputs according to mapping functions $f_{0}-f_{m}$.



## A Truth Table

- Developed in 1854 by George Boole.
- Further developed by Claude Shannon (Bell Labs).
- Outputs are computed for all possible input combinations (how many input combinations are there?)
- Consider a room with two light switches. How must they work?


| Inputs |  | Output |
| :---: | :---: | :---: |
| A | $B$ | Z |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |

## Alternate Assignment of Outputs to Switch Settings

- We can make the assignment of output values to input combinations any way that we want to achieve the desired input-output behavior.

|  | Inputs | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $Z$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

# Truth Tables Showing All Possible Functions of Two Binary Variables 

- The more frequently used functions have names: AND, XOR, OR, NOR, XOR, and NAND. (Always use upper case spelling.)

Inputs

| $A$ | $B$ | False | AND | $A \bar{B}$ | $A$ | $\bar{A} B$ | $B$ | XOR | OR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |



## Logic Gates and Their Symbols

- Logic symbols shown for AND, OR, buffer, and NOT Boolean functions.
- Note the use of the "inversion bubble."
- (Be careful about
 the "nose" of the gate when drawing AND vs. OR.)

| $A$ | $F$ |
| :---: | :---: |
| 0 | 0 |
| 1 | 1 |$\quad$| $A$ | $F$ |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

## Logic Gates and their Symbols (cont')



## Variations of Logic Gate Symbols


(a)
(a) 3 inputs
(b) A Negated input
(c)


(b)

## Transistor Operation of Inverter


(a)

(b)

(c)

(d)
(a) Inverter showing power terminals; (b) transistor symbol; (c) transistor configured as an inverter; (d) inverter transfer function.

## Assignments of 0 and 1 to Voltages


(a)


0 V
(b)

## Transistor Operation of Logic Gates


(a)
(a) NAND; (b) NOR

(b)

## Tri-State Buffers

- Outputs can be 0, 1, or "electrically disconnected."

| $C$ $A$ $F$ <br> 0 0 $\varnothing$ <br> 0 1 $\phi$ <br> 1 0 0 <br> 1 1 1 | $C$ $A$ $F$ <br> 0 0 0 <br> 0 1 1 <br> 1 0 $\phi$ <br> 1 1 $\phi$ |
| :---: | :---: |
|  <br> Tri-state buffer | Tri-state buffer, inverted control |

## Properties of Boolean Algebra

- Principle of duality: The dual of a Boolean function is obtained by replacing AND with OR and OR with AND, 1s with Os, and 0s with 1 s .

|  | Relationship | Dual | Property |
| :---: | :---: | :---: | :---: |
| 㡈 | $\begin{aligned} & A B=B A \\ & A(B+C)=A B+A C \\ & 1 A=A \\ & A \bar{A}=0 \end{aligned}$ | $\begin{aligned} & A+B=B+A \\ & A+B C=(A+B)(A+C) \\ & 0+A=A \\ & A+\bar{A}=1 \end{aligned}$ | Commutative <br> Distributive <br> Identity <br> Complement |
|  | $\begin{aligned} & 0 A=0 \\ & A A=A \\ & A(B C)=(A B) C \\ & \overline{\bar{A}}=A \\ & \overline{A B}=\bar{A}+\bar{B} \\ & A B+\bar{A} C+B C \\ & \quad=A B+\bar{A} C \\ & A(A+B)=A \end{aligned}$ | $\begin{aligned} & 1+A=1 \\ & A+A=A \\ & A+(B+C)=(A+B)+C \\ & \\ & \overline{A+B}=\bar{A} \bar{B} \\ & (A+B)(\bar{A}+C)(B+C) \\ & \quad=(A+B)(\bar{A}+C) \\ & A+A B=A \end{aligned}$ | Zero and one theorems <br> Idempotence <br> Associative <br> Involution <br> DeMorgan's Theorem <br> Consensus Theorem <br> Absorption Theorem |

## DeMorgan's Theorem

| $A$ | $B$ | $\overline{A B}=\bar{A}+\bar{B}$ | $\overline{A+B}=\bar{A} \bar{B}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 |

DeMorgan's theorem: $\quad A+B=\overline{\overline{A+B}}=\overline{\bar{A}} \overline{\bar{B}}$


## All-NAND Implementation of OR

- NAND alone implements all other Boolean logic gates.



## Sum-of-Products Form: The Majority Function

- The SOP form for the 3-input majority function is:

$$
M=\bar{A} B C+A \bar{B} C+A B \bar{C}+A B C=m 3+m 5+m 6+m 7=\Sigma(3,5,6,7) .
$$

- Each of the $2^{\mathrm{n}}$ terms are called minterms, ranging from 0 to $2^{\mathrm{n}}-1$.
- Note relationship between minterm number and boolean value.

| Minterm <br> Index | $A$ | $B$ | $C$ | $F$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 0 | 1 | 1 | 1 |
| 4 | 1 | 0 | 0 | 0 |
| 5 | 1 | 0 | 1 | 1 |
| 6 | 1 | 1 | 0 | 1 |
| 7 | 1 | 1 | 1 | 1 |
|  |  |  |  |  |



A balance tips to the left or right depending on whether there are more 0's or 1's.

## AND-OR Implementation of Majority

- Gate count is 8, gate input count is 19.



## Notation Used at Circuit Intersections



Connection


Connection


No connection


No connection

## OR-AND Implementation of Majority



## Positive/Negative Logic Assignments

- Positive logic: logic 1 is represented by high voltage; logic 0 is represented by low voltage.
- Negative logic: logic 0 is represented by high voltage; logic 1 is represented by low voltage.

Gate Logic: Positive vs. Negative Logic
Normal Convention: Postive Logic/Active High Low Voltage = 0; High Voltage =1

Alternative Convention sometimes used: Negative Logic/Active Low


Behavior in terms of Electrical Levels


Positive Logic


Two Alternative Interpretations
Positive Logic AND Negative Logic OR

## Positive/Negative Logic Assignments (Cont')

Voltage Levels

| $A$ | $B$ | $F$ |
| :---: | :---: | :---: |
| low low | low |  |
| low high | low |  |
| high low | low |  |
| high high | high |  |



Voltage Levels

| $A \quad B$ | $F$ |
| :---: | :---: |
| low low | high |
| low high | high |
| high low | high |
| high high | low |



Positive Logic Levels

| $A$ | $B$ | $F$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



Positive Logic Levels

| $A$ | $B$ | $F$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



Negative Logic Levels

| $A$ | $B$ | $F$ |
| :---: | :---: | :---: |
| 1 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |



Negative Logic Levels

| $A$ | $B$ | $F$ |
| :---: | :---: | :---: |
| 1 | 1 | 0 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 1 |



## Bubble Matching


(a)

(c)

(b)

(d)

These devices contain four independent 2 -input NAND gates.
function table (each gate)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| A | B | Y |
| H | H | L |
| L | X | H |
| X | L | H |

absolute maximum ratings
Supply voltage, VCC
Input voltage: $\quad 57 \mathrm{~V}$
Operating free-air temperature range: $\quad 0^{\circ} \mathrm{C}$ to $70{ }^{\circ} \mathrm{C}$
Storage temperature range $\quad-65^{\circ} \mathrm{C}$ to $150{ }^{\circ} \mathrm{C}$
recommended operating conditions
logic diagram (positive logic)


|  |  | MIN NOM |  | MAX |
| :--- | :--- | ---: | ---: | :---: |
|  | UNIT |  |  |  |
| $\mathbf{V}_{\mathbf{C C}}$ | Supply voItage | 4.75 | 5 | 5.25 |
| $\mathrm{~V}_{\mathbf{I H}}$ | High-level input voltage | 2 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current |  | -0.4 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current |  | 16 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | 2.4 | 3.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| IIL | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -1.6 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ |  | 4 | 8 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=4.5 \mathrm{~V}$ |  | 12 | 22 | mA |


| PARAMETER | FROM (input) | TO (output) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | A or B | Y | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=400 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |  | 11 | 22 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  |  | 7 | 15 | ns |

## Digital Components

- High level digital circuit designs are normally created using collections of logic gates referred to as components, rather than using individual logic gates.
- Levels of integration (numbers of gates) in an integrated circuit (IC) can roughly be considered as:
- Small scale integration (SSI): 10-100 gates.
- Medium scale integration (MSI): 100 to 1000 gates.
- Large scale integration (LSI): 1000-10,000 logic gates.
- Very large scale integration (VLSI): 10,000-upward logic gates.
- These levels are approximate, but the distinctions are useful in comparing the relative complexity of circuits.


## Multiplexer



## AND-OR Implementation of MUX



## MUX Implementation of Majority

- Principle: Use the 3 MUX control inputs to select (one at a time) the 8 data inputs.

| $A$ | $B$ | $C$ | $M$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



## 4-to-1 MUX Implements 3-Var Function

- Principle: Use the A and B inputs to select a pair of minterms. The value applied to the MUX data input is selected from \{0, 1 , $\mathrm{C}, \overline{\mathrm{C}}$ \} to achieve the desired behavior of the minterm pair.


$A \quad B$


## Demultiplexer



| $D$ | $A$ | $B$ | $F_{0}$ | $F_{1}$ | $F_{2}$ | $F_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |

## Gate-Level Implementation of DEMUX



## Decoder


$D_{0}=\bar{A} \bar{B}$
$D_{1}=\bar{A} B$
$D_{2}=A \bar{B}$
$D_{3}=A B$

## Gate-Level Implementation of Decoder



## Decoder Implementation of Majority Function

- Note that the enable input is not always present. We use it when discussing decoders for memory.



## Priority Encoder

- An encoder translates a set of inputs into a binary encoding.
- Can be thought of as the converse of a decoder.
- A priority encoder imposes an order on the inputs.
- $A_{i}$ has a higher priority than $A_{i+1}$


| $A_{0}$ | $A_{1}$ | $A_{2}$ | $A_{3}$ | $F_{0}$ | $F_{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 |

## AND-OR Implementation of Priority Encoder



## Programmable Logic Array

- A PLA is a customizable AND matrix followed by a customizable OR matrix.
- Black box view of PLA:




## Example: Ripple-Carry Addition



## Full Adder

| $A_{i}$ | $B_{i}$ | $C_{i}$ | $S_{i}$ | $C_{i+1}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



## Four-Bit Ripple-Carry Adder

- Four full adders connected in a ripple-carry chain form a four-bit ripple-carry adder.
 of Full Adder


## Sequential Logic

- The combinational logic circuits we have been studying so far have no memory. The outputs always follow the inputs.
- There is a need for circuits with memory, which behave differently depending upon their previous state.
- An example is a vending machine, which must remember how many and what kinds of coins have been inserted. The machine should behave according to not only the current coin inserted, but also upon how many and what kinds of coins have been inserted previously.
- These are referred to as finite state machines, because they can have at most a finite number of states.


## Classical Model of a Finite State Machine

- An FSM is composed of a combinational logic unit and delay elements (called flip-flops) in a feedback path, which maintains state information.



## NOR Gate with Lumped Delay




Timing Behavior

- The delay between input and output (which is lumped at the output for the purpose of analysis) is at the basis of the functioning of an important memory element, the flip-flop.


## S-R Flip-Flop

- The S-R flip-flop is an active high (positive logic) device.


| $Q_{t}$ | $S_{t}$ | $R_{t}$ | $Q_{i+1}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | (disallowed) |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | (disallowed) |



## NAND Implementation of S-R Flip-Flop



## A Hazard



Timing Behavior

- It is desirable to be able to "turn off" the flip-flop so it does not respond to such hazards.


## A Clock Waveform: The Clock Paces the System



Cycle time $=25 \mathrm{~ns}$

- In a positive logic system, the "action" happens when the clock is high, or positive. The low part of the clock cycle allows propagation between subcircuits, so their inputs settle at the correct value when the clock next goes high.


## Scientific Prefixes

- For computer memory, $1 \mathrm{~K}=\mathbf{2}^{\mathbf{1 0}}=\mathbf{1 0 2 4}$. For everything else, like clock speeds, $1 \mathrm{~K}=1000$, and likewise for $1 \mathrm{M}, 1 \mathrm{G}$, etc.

Prefix Abbrev. Quantity

| milli | m | $10^{-3}$ |
| :--- | :--- | :--- |
| micro | $\mu$ | $10^{-6}$ |
| nano | n | $10^{-9}$ |
| pico | p | $10^{-12}$ |
| femto | f | $10^{-15}$ |
| atto | a | $10^{-18}$ |

Prefix Abbrev. Quantity

| Kilo | K | $10^{3}$ |
| :--- | :---: | :--- |
| Mega | M | $10^{6}$ |
| Giga | G | $10^{9}$ |
| Tera | T | $10^{12}$ |
| Peta | P | $10^{15}$ |
| Exa | E | $10^{18}$ |

## Clocked S-R Flip-Flop



Timing Behavior

- The clock signal, CLK, enables the $S$ and $R$ inputs to the flip-flop.


## Clocked D Flip-Flop

- The clocked D flip-flop, sometimes called a latch, has a potential problem: If D changes while the clock is high, the output will also change. The Master-Slave flip-flop (next slide) addresses this problem.



## Master-Slave Flip-Flop

- The rising edge of the clock loads new data into the master, while the slave continues to hold previous data. The falling edge of the clock loads the new master data into the slave.



Timing Behavior

## Clocked J-K Flip-Flop

- The J-K flip-flop eliminates the disallowed S=R=1 problem of the S-R flip-flop, because Q enables $J$ while Q' disables $K$, and vice-versa.
- However, there is still a problem. If $\mathbf{J}$ goes momentarily to 1 and then back to 0 while the flip-flop is active and in the reset state, the flip-flop will "catch" the 1 . This is referred to as " 1 's catching."
- The J-K Master-Slave flip-flop (next slide) addresses this problem.


Circuit


Symbol

## Master-Slave J-K Flip-Flop



## Clocked T Flip-Flop

- The presence of a constant 1 at J and K means that the flip-flop will change its state from 0 to 1 or 1 to 0 each time it is clocked by the $\mathbf{T}$ (Toggle) input.


Circuit


Symbol

## Negative Edge-Triggered D Flip-Flop

- When the clock is high, the two input latches output 0 , so the Main latch remains in its previous state, regardless of changes in D.
- When the clock goes high-to-low, values in the two input latches will affect the state of the Main latch.
- While the clock is low, D cannot affect the Main latch.



## Example: Modulo-4 Counter

- Counter has a clock input (CLK) and a RESET input.
- Counter has two output lines, which take on values of 00, 01, 10, and 11 on subsequent clock cycles.




## State Table for Mod-4 Counter



## State Assignment for Mod-4 Counter

| Present <br> state $\left(S_{t}\right)$ | RESET |  |
| :---: | :---: | :---: |
| $A: 00$ | 0 | 1 |
| $B: 01$ | $10 / 10$ | $00 / 00$ |
| $C: 10$ | $11 / 11$ | $00 / 00$ |
| $D: 11$ | $00 / 00$ | $00 / 00$ |

## Truth Table for Mod-4 Counter

| RESET <br> $r(t)$ | $s_{l}(t)$ | $s_{0}(t)$ | $s_{l} s_{0}(t+1)$ | $q_{1} q_{0}(t+1)$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 01 | 01 |
| 0 | 0 | 1 | 10 | 10 |
| 0 | 1 | 0 | 11 | 11 |
| 0 | 1 | 1 | 00 | 00 |
| 1 | 0 | 0 | 00 | 00 |
| 1 | 0 | 1 | 00 | 00 |
| 1 | 1 | 0 | 00 | 00 |
| 1 | 1 | 1 | 00 | 00 |

$$
\begin{aligned}
& s_{0}(t+1)=\overline{r(t)} \overline{s_{1}(t)} \overline{s_{0}(t)}+\overline{r(t)} s_{1}(t) \overline{s_{0}(t)} \\
& s_{1}(t+1)=\overline{r(t)} \overline{s_{1}(t)} s_{0}(t)+\overline{r(t)} s_{1}(t) \overline{s_{0}(t)} \\
& q_{0}(t+1)=\overline{r(t)} \overline{s_{1}(t)} \overline{s_{0}(t)}+\overline{r(t)} s_{1}(t) \overline{s_{0}(t)} \\
& q_{1}(t+1)=\overline{r(t)} \overline{s_{1}(t)} s_{0}(t)+\overline{r(t)} s_{1}(t) \overline{s_{0}(t)}
\end{aligned}
$$

## Logic Design for Mod-4 Counter



## Example: A Sequence Detector

- Example: Design a machine that outputs a 1 when exactly two of the last three inputs are 1.
- e.g. input sequence of 011011100 produces an output sequence of 001111010.
- Assume input is a 1-bit serial line.
- Use D flip-flops and 8-to-1 Multiplexers.
- Start by constructing a state transition diagram (next slide).


## Sequence Detector State Transition Diagram

- Design a machine that outputs a 1 when exactly two of the last three inputs are 1.



## Sequence Detector State Table

| Input | $X$ |  |
| :---: | :---: | :---: |
| $A$ | 0 | 1 |
| $B$ | $B / 0$ | $C / 0$ |
| $C$ | $D / 0$ | $E / 0$ |
| $D$ | $F / 0$ | $G / 0$ |
| $E$ | $D / 0$ | $E / 0$ |
| $F$ | $F / 0$ | $G / 1$ |
| $G$ | $D / 0$ | $E / 1$ |

## Sequence Detector State Assignment


(a)

| Input and | Next state |
| :---: | :---: |
| state at | and output at |
| time $t$ | time $t+1$ |


| $s_{2} s_{1} s_{0} x$ | $s_{2} s_{1} s_{0} z$ |
| :---: | :---: |
| $\begin{array}{llll}0 & 0 & 0 & 0\end{array}$ | 00010 |
| $\begin{array}{lllll}0 & 0 & 0 & 1\end{array}$ | 010 |
| $\begin{array}{lllll}0 & 0 & 1 & 0\end{array}$ | 011 |
| $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ | 100 |
| $\begin{array}{lllll}0 & 1 & 0 & 0\end{array}$ | 101 |
| $\begin{array}{lllll}0 & 1 & 0 & 1\end{array}$ | 110 |
| $\begin{array}{lllll}0 & 1 & 1 & 0\end{array}$ | 011 |
| $\begin{array}{lllll}0 & 1 & 1 & 1\end{array}$ | 100 |
| 1000 | 101 |
| $\begin{array}{llll}1 & 0 & 0 & 1\end{array}$ | 110 |
| $1 \begin{array}{llll}1 & 0 & 0\end{array}$ | 011 |
| $\begin{array}{llll}0 & 1 & 1\end{array}$ | 100 |
| 100 | 101 |
| 101 | 1100 |
| 110 | d d d d |
| 1 | d d |

(b)

## Sequence Detector Logic Diagram



## Example: A Vending Machine Controller

- Example: Design a finite state machine for a vending machine controller that accepts nickels ( 5 cents each), dimes ( 10 cents each), and quarters ( 25 cents each). When the value of the money inserted equals or exceeds twenty cents, the machine vends the item and returns change if any, and waits for next transaction.
- Implement with PLA and D flip-flops.


## Vending Machine State Transition Diagram

$1 / 0=$ Dispense/Do not dispense merchandise


## Vending Machine State Table and State Assignment

| Input | N | D | Q |
| :---: | :---: | :---: | :---: |
| P.S. | 00 | 01 | 10 |
| $A$ | $B / 000$ | $C / 000$ | $A / 110$ |
| $B$ | $C / 000$ | $D / 000$ | $A / 101$ |
| $C$ | $D / 000$ | $A / 100$ | $A / 111$ |
| $D$ | $A / 100$ | $A / 110$ | $B / 111$ |


| Input | N | D | Q |
| :---: | :---: | :---: | :---: |
| P.S. | $x_{1} x_{0}$ | $x_{1} x_{0}$ | $x_{1} x_{0}$ |
| $s_{1} s_{0}$ | $s_{1} s_{0} / z_{2} z_{1} z_{0}$ |  |  |
| $A 0$ |  |  |  |
| $A: 00$ | $01 / 000$ | $10 / 000$ | $00 / 110$ |
| $B: 01$ | $10 / 000$ | $11 / 000$ | $00 / 101$ |
| $C: 10$ | $11 / 000$ | $00 / 100$ | $00 / 111$ |
| $D: 11$ | $00 / 100$ | $00 / 110$ | $01 / 111$ |

(a)
(b)

## PLA Vending Machine Controller



## Moore Counter

- Mealy Model: Outputs are functions of Inputs and Present State.
- Previous FSM designs were Mealy Machines, in which next state was computed from present state and inputs.
- Moore Model: Outputs are functions of Present State only.



## Four-Bit Register

- Makes use of tri-state buffers so that multiple registers can gang their outputs to common output lines.



## Left-Right Shift Register with

 Parallel Read and Write| Control  <br> $c_{1}$ $c_{0}$ | Function |  |
| :---: | :---: | :--- |
| 0 | 0 | No change |
| 0 | 1 | Shift left |
| 1 | 0 | Shift right |
| 1 | 1 | Parallel load |



## Modulo-8 Counter

- Note the use of the T flip-flops, implemented as J-K's. They are used to toggle the input of the next flip-flop when its output is 1.


Timing Behavior

