

CDA 5106 Advanced Computer Architecture 1

Module 5 | Multiprocessors

<section-header> Outline Review MP Motivation SISD v. SIMD v. MIMD Centralized vs. Distributed Memory Challenges to Parallel Programming Consistency, Coherency, Write Serialization Write Invalidate Protocol Example Conclusion





Other Factors \Rightarrow Multiprocessors

- Growth in data-intensive applications
 - Data bases, file servers, ...
- Growing interest in servers, server performance.
- Increasing desktop performance less important
 - Outside of graphics
- Improved understanding in how to use multiprocessors effectively
 - Especially server where significant natural TLP
- Advantage of leveraging design investment by replication
 - Rather than unique design

<u>Flynn's Taxonomy</u>												
•	Flynn classified by data and c	ontrol streams in 1966										
	Single Instruction Single Data (SISD)	Single Instruction Multiple Data <u>SIMD</u>										
	(Uniprocessor)	(single PC: Vector, CM-2)										
	Multiple Instruction Single Data (MISD)	Multiple Instruction Multiple Data <u>MIMD</u>										
	(????)	(Clusters, SMP servers)										
14	$SIMD \Rightarrow Data Level Parallelise$	M.J. Flynn, "Very High-Speed Computers", Proc. of the IEEE, V 54, 1900-1909, Dec. 1966.										
1.	$MIMD \Longrightarrow Thread \ Level \ Paralle$	elism										
Ŀ	 MIMD popular because 											
	 Flexible: N pgms and 1 multithreaded pgm Cost-effective: same MPU in desktop & MIMD 											

3

Back to Basics

- "A parallel computer is a collection of processing elements that <u>cooperate</u> and communicate to solve large problems fast."
- Parallel Architecture = Computer Architecture + Communication Architecture
- 2 classes of multiprocessors WRT memory:
- 1. Centralized Memory Multiprocessor
 - < few dozen processor chips (and < 100 cores) in 2006
 - Small enough to share single, centralized memory
- 2. Physically Distributed-Memory multiprocessor
 - Larger number chips and cores than 1.
 - BW demands \Rightarrow Memory distributed among processors



Centralized Memory Multiprocessor

- Also called symmetric multiprocessors (SMPs) because single main memory has a symmetric relationship to all processors
- Large caches ⇒ single memory can satisfy memory demands of small number of processors
- Can scale to a few dozen processors by using a switch and by using many memory banks
- Although scaling beyond that is technically conceivable, it becomes less attractive as the number of processors sharing centralized memory increases

Distributed Memory Multiprocessor

- Pro: Cost-effective way to scale memory bandwidth
 - If most accesses are to local memory
- Pro: Reduces latency of local memory accesses
- Con: Communicating data between processors more complex
- Con: Must change software to take advantage of increased memory BW

















Defining Coherent Memory System

- Preserve Program Order: A read by processor P to location X that follows a write by P to X, with no writes of X by another processor occurring between the write and the read by P, always returns the value written by P
- <u>Coherent view of memory</u>: Read by a processor to location X that follows a write by another processor to X returns the written value if the read and write are sufficiently separated in time and no other writes to X occur between the two accesses
- 3. <u>Write serialization</u>: 2 writes to same location by any 2 processors are seen in the same order by all processors
 - If not, a processor could keep value 1 since saw as last write
 - For example, if the values 1 and then 2 are written to a location, processors can never read the value of the location as 2 and then later read it as 1





- Program on multiple processors will normally have copies of the same data in several caches
 - Unlike I/O, where its rare
- Rather than trying to avoid sharing in SW, SMPs use a HW protocol to maintain coherent caches
 - Migration and Replication key to performance of shared data
- <u>Migration</u> data can be moved to a local cache and used there in a transparent fashion
 - Reduces both latency to access shared data that is allocated remotely and bandwidth demand on the shared memory
- Replication for shared data being simultaneously read, since caches make a copy of data in local cache
 - Reduces both latency of access and contention for read shared data







Architectural Building Blocks

- Cache block state transition diagram
 - FSM specifying how disposition of block changes
 - invalid, valid, dirty
- Broadcast Medium Transactions (e.g., bus)
 - Fundamental system design abstraction
 - Logically single set of wires connect several devices
 - Protocol: arbitration, command/addr, data
 - ⇒ Every device observes every transaction
- Broadcast medium enforces serialization of read or write accesses ⇒ Write serialization
 - 1st processor to get medium invalidates others copies
 - Implies cannot complete write until it obtains bus
 - All coherence schemes require serializing accesses to same cache block
- Also need to find up-to-date copy of cache block



- Write-through: get up-to-date copy from memory
 - Write through simpler if enough memory BW
- Write-back harder
 - Most recent copy can be in a cache
- Can use same snooping mechanism
 - 1. Snoop every address placed on the bus
 - 2. If a processor has dirty copy of requested cache block, it provides it in response to a read request and aborts the memory access
 - Complexity from retrieving cache block from a processor cache, which can take longer than retrieving it from memory
- Write-back needs lower memory bandwidth
 - \Rightarrow Support larger numbers of faster processors
 - \Rightarrow Most multiprocessors use write-back



Cache Resources for WB Snooping

- To track whether a cache block is shared, add extra state bit associated with each cache block, like valid bit and dirty bit
 - Write to Shared block ⇒ Need to place invalidate on bus and mark cache block as private (if an option)
 - No further invalidations will be sent for that block
 - This processor called <u>owner</u> of cache block
 - Owner then changes state from shared to unshared (or exclusive)



- Every bus transaction must check the cache-address tags
 - could potentially interfere with processor cache accesses
- A way to reduce interference is to duplicate tags
 - One set for caches access, one set for bus accesses
- Another way to reduce interference is to use L2 tags
 - Since L2 less heavily used than L1
 - ⇒ Every entry in L1 cache must be present in the L2 cache, called the inclusion property
 - If Snoop gets a hit in L2 cache, then it must arbitrate for the L1 cache to update the state and possibly retrieve the data, which usually requires a stall of the processor



- Snooping coherence protocol is usually implemented by incorporating a finite-state controller in each node
- Logically, think of a separate controller associated with each cache block
 - That is, snooping operations or cache requests for different blocks can proceed independently
- In implementations, a single controller allows multiple operations to distinct blocks to proceed in interleaved fashion
 - that is, one operation may be initiated before another is completed, even through only one cache access or one bus access is allowed at time

















Example													
	P1			P2			Bus				Mem	orv	
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value	
P1 Write 10 to A1	1												
P1: Read A1													
P2: Read A1													
	1												
P2: Write 20 to A1													
P2: Write 40 to A2													
	A ir	ssume iitial ca	es A1 ache s	and A2 tate is	2 map invali	to sai d	me cao	che bl	ock,				
							1	10.1				40	

Example	9											
	P1			P2			Bus				Mem	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1 Write 10 to A1	<u>Excl.</u>	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1												
P2: Read A1												
P2: Write 20 to A1	_					1.000						
P2: Write 40 to A2												
	A	ssume	es A1	and A	2 map	to sai	me cao	che bl	ock			

Example												
	P1			P2			Bus				Mem	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1 Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1												
P2: Write 20 to A1												
P2: Write 40 to A2												
	A	ssume	es A1 a	and A2	2 map	to sai	me cao	che bl	ock			
							Sec. 1	18.2				42

Step P1 P2 State Addr Value State Addr Value Action Provide P1 Write 10 to A1 Excl. A1 10 WrMs P P1: Read A1 Excl. A1 10 WrMs P P2: Read A1 Shar. A1 10 WrMs P P2: Read A1 Shar. A1 10 WrBk P P2: Write 20 to A1 Shar. A1 10 RdDa P P2: Write 40 to A2 Image: Comparison of the tot of t				
P1 P2 Bus step State Addr Value State Addr Value Action Proprint P1 Write 10 to A1 Excl. A1 10 Wrins P P1: Read A1 Excl. A1 10 Wrins P P2: Read A1 Shar. A1 10 Wrins P P2: Write 20 to A1 Shar. A1 10 RdDa P P2: Write 40 to A2 Shar. A1 A1 In In				
step State Addr Value State Addr Value Action Provide P1 Write 10 to A1 Excl. A1 10 WrMs P P1: Read A1 Excl. A1 10 WrMs P P2: Read A1 Excl. A1 10 WrBk P P2: Read A1 Shar. A1 10 WrBk P P2: Write 20 to A1 Shar. A1 10 RdDa P P2: Write 40 to A2 Shar. A1 10 RdDa P P2: Write 40 to A2 Shar Shar A1 10 RdDa P			Mem	ory
P1 Write 10 to A1 Excl. A1 10 WrMs P P1: Read A1 Excl. A1 10 F	Proc. Add	Addr Value	Addr	Value
P1: Read A1 Excl. A1 10 P2: Read A1 BdMs P Shar. A1 10 P2: Write 20 to A1 BdMs P P2: Write 20 to A1 BdMs P P2: Write 40 to A2 BdMs P P2: Write 40 to A2 BdMs P Assumes A1 and A2 map to same cache	P1 A	A1		
P2: Read A1 Shar. A1 HdMs P Shar. A1 10 Shar. A1 10 WYBk P P2: Write 20 to A1 P P2: Write 40 to A2 A1 10 RdDa P Assumes A1 and A2 map to same cache			_	
P2: Write 20 to A1 P2: Write 20 to A1 P2: Write 40 to A2 Assumes A1 and A2 map to same cache	P2 A	A1		
P2: Write 20 to A1 P2: Write 40 to A2 Assumes A1 and A2 map to same cache	P1 A	A1 10	A1	<u>10</u>
P2: Write 20 to A1 P2: Write 40 to A2 Assumes A1 and A2 map to same cache	P2 A	A1 10	A1	10
Assumes A1 and A2 map to same cache				
Assumes A1 and A2 map to same cache			_	-
pic	e block	ck	1	

Example												
	P1			P2			Bus				Mem	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1 Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				<u>Shar.</u>	<u>A1</u>		<u>RdMs</u>	P2	A1			
	Shar.	A1	10				<u>WrBk</u>	P1	A1	10	A1	<u>10</u>
				Shar.	A1	<u>10</u>	<u>RdDa</u>	P2	A1	10	A1	10
P2: Write 20 to A1	Inv.			Excl.	A1	<u>20</u>	<u>WrMs</u>	P2	A1		A1	10
P2: Write 40 to A2												
	A	ssume	es A1 :	and A2	2 map	to sai	me cao	che bl	ock			
								10.				44

Example												
	P1			P2			Bus				Memo	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1 Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				Shar.	<u>A1</u>		<u>RdMs</u>	P2	A1			
	Shar.	A1	10				WrBk	P1	A1	10	A1	<u>10</u>
				Shar.	A1	10	RdDa	P2	A1	10	A1	10
P2: Write 20 to A1	Inv.			Excl.	A1	20	WrMs	P2	A1		A1	10
P2: Write 40 to A2							WrMs	P2	A2		A1	10
	1			Excl.	A2	40	WrBk	P2	A1	20	A1	20
	Ab	ssum ut A1	es A1 != A2	and A2	2 map	to sa	me ca	che bl	ock,			45

And in Conclusion ...

- "End" of uniprocessors speedup => Multiprocessors
- Parallelism challenges: % parallelizable, long latency to remote memory
- Centralized vs. distributed memory
 - Small MP vs. lower latency, larger BW for Larger MP
- Message Passing vs. Shared Address
 - Uniform access time vs. Non-uniform access time
- Snooping cache over shared medium for smaller MP by invalidating other cached copies on write
- Sharing cached data ⇒ Coherence (values returned by a read), Consistency (when a written value will be returned by a read)
- Shared medium serializes writes ⇒ Write consistency



Programmer's Perspective

- Properly-designed multithreaded application should run with no recompilation on one or multiple cores
- Differences exist between OS process and thread scheduling (e.g., Linux vs Windows)
- Multiple threads of one process may run on different processors
- Not all applications benefit from using multiple processors (e.g., from this lecture, each thread may keep shared data in an individual processor cache, using more resources to maintain cache coherence among multiple processors)
- Should we allocate all threads to run on the same CPU? Probably not.
- CPU tries to retain thread affinity to minimize adverse effects





- Multithreading for architectural simplification is sometimes performed
- Optimally: as many threads as CPU cores
- Even on a single-threaded system, multi-threading may improve performance (e.g., I/O components)
- Too many threads: too much thread-switching (however, for CPU-bound threads it's not that big of a problem)
- Multi-threading may take time to get used to (counter-intuitive results or behavior is sometimes observed by novice programmers)

Programmer's Perspective

- References: <u>http://www.personal.kent.edu/~rmuhamma/OpSystems/Myos/</u> <u>threads.htm</u>
- Wikipedia
- MSDN Online (Parallel FX library)