

Overview

- Review pipelining
- Goal: increasing exploitation of ILP
- Pipelining hazards
- Look at integrating FP hardware into the pipeline

ı

Designing a processor


- Design the ISA
- Classify instructions for the ISA (e.g., MIPS):
 - Memory references
 - Register-Register ALU Operations
 - Register-Immediate ALU Operations
 - Branches
- Work out the execution for each operation class
- Design appropriate hardware
- Look for opportunities to improve...
- ...while maintaining correct execution


How to Execute an Instruction


- Instruction fetch ("IF")
 - IR = Mem[PC]
 - NPC = PC + 4
- Instruction decode/Register fetch ("ID")
 - $\blacksquare A = Regs[IR_{6..10}]$
 - B = Regs[IR_{11..15}]
 - Imm = sign-extend(IR_{16..31})
- Execute ("EX")
 - Memory reference: ALUOutput = A + Imm
 - Reg/Reg ALU Operation: ALUOutput = A op B
 - Reg/Immediate ALU Operation: ALUOutput = A op Imm
 - Branch: ALUOutput = NPC + Imm; Cond = (A op 0)


Executing an Instruction (cont.)


- Memory Access/Branch completion ("MEM")
 - Memory Reference:
 - Load_Mem_Data = Mem[ALUOutput] /* Load */
 - Mem[ALUOutput] = B /* Store */
 - Branch: If (cond) PC = ALUOutput, else PC = NPC
- Write back ("WB")
 - Reg-Reg ALU Operation: Regs[IR_{16..20}] = ALUOutput
 - Reg-Immediate ALU Operation: Regs[IR_{11..15}] = ALUOutput
 - Load instruction: Regs[IR_{11...15}] = Load_Mem_Data














	Clock number									
lestruction number	1	2	3	4	5	6	7	8		
Instruction #	IF	ID	EX	MEM	WB					
Instruction i – 1		IF	ID	EX	MEM	WB				
Instruction #= 2			161	ID	EX	MEM	WB			
Instruction i – 3				IF	ID	EX	MEM	WB		
Instruction i = 4					IF	Œ	EX	MEM	W	
Example:										
12%	branch	freq. (2	cycles)							
10%	store fro	eq. (4 cy	cles)							
All	other ins	tructions	s: 5 cyclo	es						
			ined -?							

Performance Issues in Pipelining Imbalance among the pipe stages Pipelining overhead Clock Skew Example: Use frequencies from previous example Clock cycle = 1ns Clock skew & setup = 0.2ns Ignore latencies Speedup from pipeline - ?

Pipeline characteristics

- Parallelism
- 1 instruction issued per cycle
- CPI Pipelined = Ideal CPI + Pipeline stall cycles/instruction
- Reduced performance due to hazards:
 - Structural
 - E.g. single memory need to provide sufficient resources
 - Data
 - Use forwarding/stall
 - Control
 - Cope with hardware and software techniques

15

Speed Up Equation for Pipelining

$$CPI_{pipelined}$$
 = Ideal CPI + Average Stall cycles per Inst

$$Speedup = \frac{Ideal \ \textit{CPI} \times Pipeline \ depth}{Ideal \ \textit{CPI} + Pipeline \ stall \ \textit{CPI}} \times \frac{\textit{Cycle Time}_{unpipelined}}{\textit{Cycle Time}_{pipelined}}$$

For simple RISC pipeline, ideal CPI = 1:

$$Speedup = \frac{Pipeline \ depth}{1 + Pipeline \ stall \ CPI} \times \frac{Cycle \ Time_{unpipelined}}{Cycle \ Time_{pipelined}}$$


Example: Dual-port vs. Single-port

- Machine A: Dual ported memory
- Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock rate
- Ideal CPI = 1 for both
- Loads are 40% of instructions executed (Pipeline Stall CPI = 0.4)

```
\begin{split} \text{SpeedUp}_{\text{A}} &= \text{Pipeline Depth/(1 + 0)} \times (\text{clock}_{\text{unpipe}}/\text{clock}_{\text{pipe}}) \\ &= \text{Pipeline Depth} \\ \\ \text{SpeedUp}_{\text{B}} &= \text{Pipeline Depth/(1 + 0.4 \times 1)} \times (\text{clock}_{\text{unpipe}}/(\text{clock}_{\text{unpipe}}/\ 1.05) \\ &= (\text{Pipeline Depth/1.4}) \times \ 1.05 \\ &= 0.75 \times \text{Pipeline Depth} \\ \\ \text{SpeedUp}_{\text{A}} / \text{SpeedUp}_{\text{B}} &= \text{Pipeline Depth/(0.75 \times \text{Pipeline Depth)} = 1.33 \end{split}
```

■ Machine A is 1.33 times faster

1



Three Generic Data Hazards

■ Read After Write (RAW)
Instr, tries to read operand before Instr, writes it

I: add r1, r2, r3 J: sub r4, r1, r3

■ Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.

0.

Three Generic Data Hazards

Write After Read (WAR) Instr, writes operand <u>before</u> Instr, reads it

> I: sub r4,r1,r3 J: add r1,r2,r3 K: mul r6,r1,r7

- Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1".
- Can't happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Reads are always in stage 2, and
 - Writes are always in stage 5


21


Three Generic Data Hazards

Write After Write (WAW) Instr, writes operand <u>before</u> Instr, writes it.


> I: sub r1, r4, r3 J: add r1, r2, r3 K: mul r6, r1, r7

- Called an "output dependence" by compiler writers This also results from the reuse of name "r1".
- Can't happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Writes are always in stage 5
- Will see WAR and WAW in more complicated pipes






LD R1,0(R2)	IF	ID	EX	MEM	WB				
DSUB R4,R1,R5)F	ID	EX	MEM	WB			
AND R6,R1,R7			1F	ID	EX	MEM	WB		
OR R8,R1,R9				IF	ID	EX	MEM	WB	
LD R1,0(R2)	IF	ID	EX	MEM	WB				
DSUB R4,R1,R5		JF	ID	stall	EX	MEM	WB		
AND R6,R1,R7			IF	stall	ID	EX	MEM	WB	
OR R8,R1,R9				stall	IF	ID	EX	MEM	W




```
Software Scheduling to Avoid Hazards
      Try producing fast code for
             a = b + c;
             d = e - f;
      assuming a, b, c, d, e, and f in memory.
      Slow code:
                                 Fast code:
             LW
                     Rb,b
                                        LW
                                                Rb,b
             LW
                     Rc,c
                                        LW
                                                Rc,c
             ADD
                     Ra,Rb,Rc
                                        LW
                                                Re,e
              SW
                                        ADD
                                                Ra,Rb,Rc
                     a,Ra
                                         LW
                                                Rf,f
             LW
                     Re,e
                                        SW
                                                a,Ra
             LW
                     Rf,f
                                        SUB
                                                Rd,Re,Rf
             SUB
                     Rd,Re,Rf
                                        SW
                                                d,Rd
             SW
                     d,Rd
      Compiler optimizes for performance. Hardware checks for safety.
```



Branch Stall Impact

- If CPI = 1, 30% branch, Stall 3 cycles => new CPI = 1.9!
- Two part solution:
 - Determine branch taken or not sooner, AND
 - Compute taken branch address earlier
- MIPS branch tests if register = 0 or $\neq 0$
- MIPS Solution:
 - Move Zero test to ID stage
 - Adder to calculate new PC in ID stage
 - 1 clock cycle penalty for branch versus 3



Four Branch Hazard Alternatives

#1: Stall until branch direction is clear

#2: Predict Branch Not Taken

- Execute successor instructions in sequence
- "Squash" instructions in pipeline if branch actually taken
- Advantage of late pipeline state update
- 47% MIPS branches not taken on average
- PC+4 already calculated, so use it to get next instruction

#3: Predict Branch Taken

- 53% MIPS branches taken on average
- But haven't calculated branch target address in MIPS
 - MIPS still incurs 1 cycle branch penalty
 - Other machines: branch target known before outcome

32


Four Branch Hazard Alternatives

#4: Delayed Branch

■ Define branch to take place AFTER a following instruction

```
branch instruction
sequential successor<sub>1</sub>
sequential successor<sub>2</sub>
Branch delay of length n
sequential successor<sub>n</sub>
branch target if taken
```

- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- MIPS has one delay slot



Notes on scheduling the delay slot

- Scheduling an op that is above and independent of the branch into the delay slot, as in (a) is preferable
- If that is not possible, and we know the branch is usually taken, then as in (b) we can schedule from the target of the branch
- Otherwise, one of the fall-through instructions can be moved to the delay slot as in (c)
- In cases (b) and (c) it must not be the case that the moved instruction alters program correctness if the branch goes in the unexpected direction

Delayed Branch

- Compiler effectiveness for single branch delay slot:
 - Fills about 60% of branch delay slots
 - About 80% of instructions executed in branch delay slots useful in computation
 - About 50% (60% x 80%) of slots usefully filled
- Delayed Branch downside: As processors go to deeper pipelines and multiple issue, the branch delay grows and need more than one delay slot
 - Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
 - Growth in available transistors has made dynamic approaches relatively cheaper

37

Evaluating Branch Alternatives

Pipeline speedup = $\frac{\text{Pipeline depth}}{1 + \text{Branch frequency} \times \text{Branch penalty}}$

Assume 4% unconditional branch, 6% conditional branch-untaken, 10% conditional branch-taken

9	Branch enalty	CPI	speedup v. unpipelined	speedup v. stall
Stall pipeline	3	1.60	3.1	1.0
Predict taken	1	1.20	4.2	1.33
Predict not take	en 1	1.14	4.4	1.40
Delayed branch	0.5	1.10	4.5	1.45

Problems with Pipelining

- Exception: An unusual event happens to an instruction during its execution
 - Examples: divide by zero, undefined opcode
- Interrupt: Hardware signal to switch the processor to a new instruction stream
 - Example: a sound card interrupts when it needs more audio output samples (an audio "click" happens if it is left waiting)
- Problem: It must appear that the exception or interrupt must appear between 2 instructions (I_i and I_{i+1})
 - The effect of all instructions up to and including I_i is totally complete
 - No effect of any instruction after I, can take place
- The interrupt (exception) handler either aborts program or restarts at instruction I_{i+1}

39

Precise Exceptions in Static Pipelines **Commit** Inst. Data Decode Mem Mem Illegal Data Addr Except PC Address Exceptions Cause EPC Kill F Stage Kill D Stage Kill E Asynchronous Key observation: architected state only change in memory and register write stages.

Out-of-order Exceptions

Example:


LD R3, 0(R2) DADD R1, R2, R6


- DADD may get an instruction page fault (IF), prior to:
- LD may get a data page fault (MEM)
- Solution:
 - Post all exceptions in status vector of each instruction
 - Carry status vector with instruction thru each stage
 - If set, turn of all "writes" to Reg/Mem
 - Between MEM/WB, check vector and handle all exceptions in order of instruction issue

41

Floating Point Operations

- Obviously, there are many advantages to a pipeline whose instructions are equally lengthened (5-stage MIPS)
 - branch schemes with minimal stalls
 - Data hazards not frequent and not severe (e.g., 1 stall for load)
 - restricted forms of structural hazards
- Floating point operations often either require
 - additional clock cycles to complete
 - or elaborate and expensive hardware logic
 - or slower clock cycles
- We now introduce floating point operations to MIPS
 - these operations will take more than 1 EX cycle
 - what effects will these instructions have on the pipeline?





Divide 35
Divide 36 35
Add, Subtract 4 3 Multiply 8 4
FP Instruction Latency Initiation Interval (MIPS R40

More on Latency/Initiation Int ■ We can have many overlapped instructions of the same type in process ■ Due to the pipelines in most of the EX stages, we can have some combination of 1 int operation, 4 FP adds, 7 multiplies and 1 divide in execution simultaneously ■ Also, because instructions now vary in length from 5 cycles to 29 cycles (Divide), we can have "out of order" completion of instructions ■ Mult: 11 cycles, Add: 8 cycles MUL.D F0, F1, F2 IF ID M2 М3 M7 MEM WB M1 M4 M5 M6 ADD.D F3, F4, F5 ID MEM WB A1 A2 A4 A3 F6, 0(R1) IF ID EX MEM WB L.D S.D F7, 0(R2) IF MEM WB ID EX


Structural Hazards with this Pipeline

- Since FP Divide is not pipelined
 - it presents a structural hazard
 - if there is more than divide instruction within 25 instructions, we have to stall the second division and all succeeding instructions
- Number of register writes at a time is restricted to 1 because there is only one register write port
 - but since FP operations are of differing lengths, we might have more than 1 instruction reach the WB stage at a time presenting a new structural hazard

53

Other Problems with this Pipeline

WAW hazards are now possible




- WAW hazards still unlikely since they won't naturally occur
 - Why would the ADD.D instruction overwrite register F0 without first having used the initial result from the MUL.D instruction?
 - Nevertheless, in the floating point pipeline, WAW hazards can arise
- There will still be no WAR hazards since all reads are in the ID stage which is always executed second in all instructions

Increased RAW Hazards Frequency

- Stalls for RAW hazards will be more frequent
 - because some of the EX tasks have a latency greater than 0
 - and the EX stage often produces results that are read by a succeeding instruction
- Therefore, we need additional hazard detection logic in the ID stage
 - We need to either have better compiler scheduling to reduce the increase in stalls, or live with poorer efficiency

55

Example of a Stall in the FP pipeline



- Stalls are needed here to prevent RAW hazards and structural hazards
 - F3 becomes available at the beginning of clock cycle 5 instead of clock cycle 4, stalling stage M1 in MUL.D and all succeeding instructions by 1 clock cycle
 - MUL.D has latency of 6 so ADD.D does not get the value for F0 for an additional 6 cycles stalling ADD.D and S.D by 6 cycles
 - ADD.D has latency of 2 before S.D causing 2 more stalls
 - Structural hazard arises between ADD.D and S.D as they both reach MEM and WB simultaneously
 - S.D should have 1 more stall to prevent this structural hazard

Another Example

MUL.D	F0, F1, F2	IF	ID	M1	M2	M3	M4	M5	M6	M7	MEM	WB
int op			IF	ID	EX	MEM	WB					
int op				IF	ID	EX	MEM	WB				
ADD.D	F2, F3, F4				IF	ID	A1	A2	A3	A4	MEM	WB
int op						IF	ID	EX	MEM	WB		
int op							IF	ID	EX	MEM	WB	
L.D	F2, 0(R2)							IF	ID	EX	MEM	WB

- In Cycle 11 we have a structural hazard
 - 3 instructions all want to write during their WB stages
 - there is only 1 register write port
 - the latter 2 instructions will stall by 1 and 2 cycles
- Another problem is that ADD.D and L.D both write to the same register
 - If L.D were to start 1 cycle earlier, we would have a WAW hazard (L.D writes before ADD.D writes)

51

Handling WAW Hazards

- A WAW hazard will only arise if one instruction writes to the same place that a prior instruction(s) will write to later
 - This is rare and unusual
 - it may arise in scheduling a branch delay
- To handle this we might:
 - Stall the latter instruction which is finishing first so that it writes in the proper order
 - Disable the writing ability of the instruction starting first but finishing last
 - essentially making it a no-op

WAW Example

Consider the following code where the DIV.D instruction has been moved up to the branch delay slot from fall through position:

```
BNEZ R1, m
DIV.D F0, F1, F2
...
m: L.D F0, n
```

- DIV.D is executed whether branch is taken or not
 - If branch is taken, then L.D appears after DIV.D in pipeline, but DIV.D takes much longer so L.D writes first, then DIV.D overwrites it later
 - DIV.D can be ignored (turned into no-op) once the WAW hazard is detected though

59

Enhancing Control for FP Hazard

- In the ID stage:
 - Check for structural hazards
 - stall any instruction which
 - uses a functional unit (divide) already in use
 - will reach the MEM stage or WB stage at the same time as an instruction already in the pipeline
 - Check for RAW hazards by comparing the instruction's registers with all current instructions destination registers
 - if match, stall current instruction
 - Check for WAW hazards by determining if any instruction in the FP EX has the same destination register as new instruction, if so, stall new instruction in ID before issuing

