


Lecture 1: Flynn's Taxonomy

The Global View of Computer Architecture




The Task of A Computer Designer

- Determine what attributes are important for a new machine.
- Design a machine to maximize performance while staying within cost constraints.


Flynn's Taxonomy

- Michael Flynn (from Stanford)
 - Made a characterization of computer systems which became known as Flynn's Taxonomy




Flynn's Taxonomy

- SISD – Single Instruction Single Data Systems



Flynn's Taxonomy

- SIMD – Single Instruction Multiple Data Systems “Array Processors”




Flynn's Taxonomy

- MIMD Multiple Instructions Multiple Data System: "Multiprocessors"

Multiple Instructions

Multiple Data




Flynn's Taxonomy

- MISD- Multiple Instructions / Single Data System
 - Some people say “pipelining” lies here, but this is debatable.


Multiple Instructions

Single Data



Abbreviations: SISD one address Machine.

- IP: Instruction pointer
- MAR: Memory Address Register
- MDR: Memory Data Register
- A: Accumulator
- ALU: Arithmetic Logic Unit
- IR: Instruction Register
- OP: Opcode
- ADDR: Address




LOAD X

- $MAR \leftarrow IP$
- $MDR \leftarrow M[MAR] \parallel IP \leftarrow IP + 1$
- $IR \leftarrow MDR$
- $DECODER \leftarrow IR.OP$
- $MAR \leftarrow IR.ADDR$
- $MDR \leftarrow M[MAR]$
- $A \leftarrow MDR$

One address format

OP	ADDRESS
----	---------




ADD X

- $MAR \leftarrow IP$
- $MDR \leftarrow M[MAR] \parallel IP \leftarrow IP + 1$
- $IR \leftarrow MDR$
- $DECODER \leftarrow IR.OP$
- $MAR \leftarrow IR.ADDR$
- $MDR \leftarrow M[MAR]$
- $A \leftarrow A + MDR$

One address format

OP	ADDRESS
----	---------




STORE X

- $MAR \leftarrow IP$
- $MDR \leftarrow M[MAR] \parallel IP \leftarrow IP + 1$
- $IR \leftarrow MDR$
- $DECODER \leftarrow IR.OP$
- $MAR \leftarrow IR.ADDR$
- $MDR \leftarrow A$
- $M[MAR] \leftarrow MDR$


One address format

OP	ADDRESS
----	---------



SISD Stack Machine

- First Stack Machine
- B5000



PUSH


? \leftarrow ST[4] ||
ST[4] \leftarrow ST[3] ||
ST[3] \leftarrow ST[2] ||
ST[2] \leftarrow ST[1] ||
ST[1] \leftarrow MDR ||

“||” means in parallel

LOAD X

MAR \leftarrow IP
MDR \leftarrow M[MAR] || IP \leftarrow IP + 1
IR \leftarrow MDR
DECODER \leftarrow IR.OP
MAR \leftarrow IR.ADDR
MDR \leftarrow M[MAR]

PUSH



Zero address format



ADD

$MAR \leftarrow IP$

$MDR \leftarrow M[MAR]$

$IR \leftarrow MDR$

$DECODER \leftarrow IR.OP$


$ST[2] \leftarrow ST[1] + ST[2]$

$ST[1] \leftarrow ST[2]$

$ST[2] \leftarrow ST[3]$

$ST[3] \leftarrow ST[4]$

$ST[4] \leftarrow 0$



Example

- Stack Trace
 - Loadi 1 _ _ _ _
 - Loadi 2
 - Add
 - Store X

Cont'

Stack Trace


Loadi "1"

Loadi "2"

Add

Store X

1 _ _ _



Cont'


- Stack Trace

- Loadi 1 1 _ _ _

- Loadi 2 2 1 _ _

- Add


- Store X



ADD Step 1

Stack Trace


Push 1	1	_	_	_
Push 2	2	1	_	_
Add	2	3	_	_
Store X				



ADD step 2

Stack Trace


Push 1	1	_ _ _
Push 2	2	1 _ _
Add	3	_ _ _
Store X		



Before Store X is executed

Stack Trace


Push 1	1	—	—	—
Push 2	2	1	—	—
Add	3	—	—	—
Store X	3	—	—	—




After Store X is executed

Stack Trace

Push 1	1	_	_	_
Push 2	2	1	_	_
Add	2	3	_	_
Store				



SIMD(Array Processor)



CDA 4150

Eurípides Montagne
University of Central Florida

24


Array Processors

- One of the first Array Processors was the ILLIAC IV
 - Load A1, V[1]
 - Load B1, Y[1]
 - Load A2, V[2]
 - Load B2, Y[2]
 -
 -
 - Load An, V[n]
 - Load Bn, Y[n]
- ADD
- Store C1, W[1]
- Store C2, W[2]
- Store C3, W[3]
-
-
- Store Cn, W[n]


Matrix Access

- **Parallel access by Rows**
- **Parallel access by Columns**
- **Parallel access by Diagonals**
- **Skewed matrix representation**


Parallel access by Row




Parallel access by Column reordering is necessary



Parallel access by Diagonals




Parallel Column/Row Access



Skewed matrix representation

Parallel Column/Row/Diagonal Access

Skewed matrix representation (5 banks)



Pipelining

- Definition: Pipelining is an implementation technique whereby multiple instructions are overlapped in execution, taking advantage of parallelism that exists among actions needed to execute an instruction.
- Example: Pipelining is similar to an automobile assembly line.


Pipelining: Automobile Assembly line

- T0: Frame|
- T1: Frame| wheels
- T2: Frame| wheels| Engine
- T3: Frame| Wheels| Engine| Body → New Car


If it takes 1 hour to complete one car, and each of the above stages takes 15 minutes, then building the first car takes 1 hour; one car can be produced every 15 minutes. This same principle can be applied to computer instructions.

Pipelining: Floating point addition


- Suppose a floating point addition operation could be divided into 4 stages, each completion $\frac{1}{4}$ of the total addition operation.
- Then the following chart would be possible.



Example



Floating point unit



The steps


- Step one: Compare and choose the exponents.
- Step two: Set both numbers to the same exponent.
- Step three: Perform addition/subtraction on the two numbers.
- Last step: Normalization.

Vector processors

Vector processor Characteristics:

- Pipelining is used in processing.
- Vector Registers are used to provide the ALU with constant input.
- Memory interleaving is used to load input to the vector registers.
- AKA Supercomputers.
- the CRAY-1 is regarded as the first of these types.

Vector Processors: Diagram



Vector Processing: Compilers

- The addition of vector processing has led to vectorization in compiler design.

Example: the following loop construct:

```
FOR I, 1 to N  
  C[i] ← A[i]+ B[i]
```


Can be unrolled into the following instruction:

```
C[1] ← A[1]+B[1]  
C[2] ← A[2]+B[2]  
C[3] ← A[3]+B[3].....
```



Memory Interleaving

- Definition: Memory Interleaving is a design used to gain faster access to memory, by organizing memory into separate memory banks, each with their own MAR (memory address register). This allows parallel access and eliminates the required wait for a single MAR to finish a memory access.

Memory Interleaving: Diagram



Vector Processors & Memory Interleaving Diagram



Multiprocessor Machines (MIMD)

